Circuit Design LMD400R UHF Narrow Band Multi Channel Transceiver User Manual OG LMD 400 R v09e
Circuit Design, Inc. UHF Narrow Band Multi Channel Transceiver OG LMD 400 R v09e
User Manual
OPERATION GUIDE UHF Narrow band multi channel transceiver LMD-400-R 458-462.5 MHz Operation Guide Version 0.9 (Sept.2009) CIRCUIT DESIGN, INC., 7557-1 Hotaka, Azumino Nagano 399-8303 JAPAN Tel: + +81-(0)263-82-1024 Fax: + +81-(0)263-82-1016 e-mail: info@circuitdesign.jp http://www.cdt21.com OG_LMD-400-R_v09e OPERATION GUIDE CONTENTS GENERAL DESCRIPTION & FEATURES ...........................3 SPECIFICATIONS LMD-400-R 458-462.5 MHz ...............4 PIN DESCRIPTION .............................................................6 BLOCK DIAGRAM...............................................................8 DIMENSIONS......................................................................9 PLL IC CONTROL .............................................................10 PLL IC control ..................................................................10 How to calculate the setting values for the PLL register ........ 11 Method of serial data input to the PLL .................................12 TIMING CHART.................................................................13 PLL FREQUENCY SETTING REFERENCE .....................15 REGULATORY COMPLIANCE INFORMATION ................17 CAUTIONS & WARNINGS ................................................18 REVISION HISTORY.........................................................19 OG_LMD-400-R_v09e Circuit Design, Inc. OPERATION GUIDE GENERAL DESCRIPTION & FEATURES General Description The LMD-400-R (458-462.5MHz) is a synthesized multi channel transceiver module for use under the FCC Part 90 Private Land Mobile Radio (PLMR) services. This simple, compact and low power transceiver is designed for embedding in user equipment and suitable for various low power industrial telecontrol and telemetry applications requiring high performance and reliability. All high frequency circuits are enclosed inside a robust housing to provide superior resistance against shock and vibration. Using a TCXO as the reference oscillator circuit of the radio component ensures high frequency stability in the temperature range from –20 to +60 °C. Features ¾ Programmable RF channel with 12.5 kHz channel space ¾ 10 mW, GFSK, 4800 bps ¾ Low power operation 3- 5.5V, 50mA/TX, 32mA/RX ¾ Small size 50 x 30 x 9 mm ¾ Excellent mechanical durability, high vibration & shock resistance ¾ Wide operation range – 20 to +60 degree C ¾ FCC part 90 certified Applications ¾ Industrial remote control / Telemetry ¾ Remote monitoring / Security OG_LMD-400-R_v09e Circuit Design, Inc. OPERATION GUIDE SPECIFICATIONS LMD-400-R 458-462.5 MHz All ratings at 25 +/-10 °C unless otherwise noted General characteristics Item Applicable standard Communication method Emission class Operating frequency range Operation temperature range Storage temperature range Aging rate Initial frequency tolerance Dimensions Weight Units MHz °C °C ppm ppm mm MIN TYP MAX FCC Part 90.267 Simplex, Half-duplex F1D 458.000 462.500 -20 60 -30 75 -1 -1.5 1.5 30 x 50 x 9 mm 25 g Remarks No dew condensation No dew condensation TX freq., RX Lo freq. TX freq., RX Lo freq. Not including antenna Electrical specificationItem Oscillation type Frequency stability (-20 to 60°C) TX/RX switching time Channel step Data rate Max. pulse width Min. pulse width Data polarity PLL reference frequency PLL response Antenna impedance Operating voltage TX consumption current RX consumption current ppm ms kHz bps ms us MHz ms ȍ mA mA MIN TYP MAX PLL controlled VCO -2.5 2.5 15 20 12.5 2400 4800 15 20 200 Positive 21.25 30 60 50 3.0 5.5 52 42 Remarks Reference frequency at 25 °C DI/DO DO/DI DO/DI DO/DI DO/DI TCXO from PLL setting to LD out Nominal Vcc = 3.0 V Vcc = 3.0 V Transmitter part Item RF output power Deviation DI input level Residual FM noise mW kHz kHz Spurious emission dBm Adjacent CH power nW OG_LMD-400-R_v09e MIN 7.2 +/-2.0 TYP 10 +/-2.4 MAX 14 +/-2.8 5.5 0.08 -37 -31 200 Remarks Conducted 50 ȍ PN9 4800 bps L= GND, H = 3 V- Vcc DI=L, LPF=20 kHz < 1000 MHz, conducted 50 ȍ > 1000 MHz, conducted 50 ȍ PN9 4800 Circuit Design, Inc. OPERATION GUIDE Receiver part Item Receiver type 1st IF frequency 2nd IF frequency Maximum input level BER (0 error/2556 bits) *1 BER (1 % error) *2 Sensitivity 12dB/ SINAD Co-channel rejection MHz kHz dBm dBm dBm dBm dB Spurious response rejection *3 dB Adjacent CH selectivity *3 dB Blocking dB DO output level RSSI rising time ms Time until valid Data-out *4 ms Spurious radiation (1st Lo) dBm RSSI mV MIN TYP MAX Double superheterodyne 21.7 450 10 -113 -116 -116 -7 70 70 65 55 840 240 170 30 50 50 70 -60 290 220 2.8 50 70 100 120 -57 340 270 Remarks PN 9 4800bps PN 9 4800bps fm1 k/ dev 2.4 kHz CCITT D/U ratio 1 st Mix, 2 signal method, 1 % error 2 nd Mix, 2 signal method, 1 % error 25 kHz ch, 2 signal method, 1 % error 12.5 kHz ch, 2 signal method, 1 % error Unwanted signal +/-1M, 2 signal method, 1 % error L = GND H = 2.8 V CH shift of 25 kHz (from PLL setup) When power ON (from PLL setup) CH shift of 25 kHz (from PLL setup) When power ON (from PLL setup) Conducted 50 ȍ With –100 dBm Wih –110 dBm Specifications are subject to change without prior notice Notice zThe time required until a stable DO is established may get longer due to the possible frequency drift caused by operation environment changes, especially when switching from TX to RX, from RX to TX and changing channels. Please make sure to optimize the timing. The recommended preamble is more than 20 ms. zAntenna connection is designed as pin connection. zRF output power, sensitivity, spurious emission and spurious radiation levels may vary with the pattern used between the RF pin and the coaxial connection. Please make sure to verify those parameters before use. zThe feet of the shield case should be soldered to the wide GND pattern to avoid any change in characteristics. Notes about the specification values *1 BER: RF level where no error per 2556 bits is confirmed with the signal of PN9 and 4800 bps. *2 BER (1 % error) : RF level where 1% error per 2556 bits is confirmed with the signal of PN9 and 4800 bps. *3 Spurious response, CH selectivity: The deviation of the unwanted signal is 12% of the channel separation (=1.5kHz). Modulation frequency is 400Hz. *4 Time until valid Data-out : Valid DO is determined at the point where Bit Error Rate meter starts detecting the signal of 4800 bps, 1010repeated signal. All specifications are specified based on the data measured in a shield room using the PLL setting controller board prepared by Circuit Design. OG_LMD-400-R_v09e Circuit Design, Inc. OPERATION GUIDE PIN DESCRIPTION Pin name I/O Description Equivalent circuit 47P SAW FILTER RF I/O RF RF input terminal Antenna impedance nominal 50 ȍ 100nH GND GND GROUND terminal The GND pins and the feet of the shield case shoud be connected to the wide GND pattern. VCC 2.8V VCC TXSEL Power supply terminal DC 3.0 to 5.5 V TX select terminal GND = TXSEL active To enable the transmitter circuits, connect TXSEL to GND and RXSEL to OPEN or 2.8 V. REG 22μ 2.8V 20K TXSEL Analogue output terminal There is DC offset of approx. 1 V. Refer to the specification table for amplitude level. MB15E03 PLL data setting input terminal Interface voltage H = 2.8 V, L = 0 V MB15E03 DATA PLL data setting input terminal Interface voltage H = 2.8 V, L = 0 V LE PLL data setting input terminal Interface voltage H = 2.8 V, L = 0 V AF CLK OG_LMD-400-R_v09e 47P 10 2.8V RX select terminal GND= RXSEL active To enable the receiver circuits, connect RXSEL to GND and TXSEL to OPEN or 2.8 V. RXSEL 10μ 47P 2.8V 10 20K 2.8V RXSEL 2K CLK 2K DATA 2K LE MB15E03 Circuit Design, Inc. OPERATION GUIDE 2.8V LD PLL lock/unlock monitor terminal Lock = H (2.8 V), Unlock = L (0 V) 2K LD MB15E03 102 RSSI Received Signal Strength Indicator terminal 2.8V DO DI OG_LMD-400-R_v09e Data output terminal Interface voltage: H=2.8V, L=0V 10K 2K DO 102 Data input terminal Interface voltage: H=2.8V to Vcc, L=0V Input data pulse width Min.100 μs Max. 15 ms Circuit Design, Inc. OPERATION GUIDE. DIMENSIONS OG_LMD-400-R_v09e Circuit Design, Inc. OPERATION GUIDE PLL IC CONTROL zPLL IC control Figure 1 up to 1200MHz VCO 2kohm Voltage Controled Oscillator Fin CLK Xf in Data CLK 2kohm DATA 2kohm LPF PLL Do +2.8v LE LE GND PS MB15E03SL VCC ZC 2kohm Vp TCXO Reference Oscillator 21.25MHz LD/f out OSCout OSCin LD STD-302 Control pin name #:Control v oltage = +2.8v LMD-400-R is equipped with an internal PLL frequency synthesizer as shown in Figure 1. The operation of the PLL circuit enables the VCO to oscillate at a stable frequency. Transmission frequency is set externally by the controlling IC. LMD-400-R has control terminals (CLK, LE, DATA) for the PLL IC and the setting data is sent to the internal register serially via the data line. Also LMD-400-R has a Lock Detect (LD) terminal that shows the lock status of the frequency. These signal lines are connected directly to the PLL IC through a 2 kȍ resistor. The interface voltage of LMD-400-R is 2.8 V, so the control voltage must be the same. LMD-400-R comes equipped with a Fujitsu MB15E03SL PLL IC. Please refer to the manual of the PLL IC. The following is a supplementary description related to operation with LMD-400-R. In this description, the same names and terminology as in the PLL IC manual are used, so please read the manual beforehand. OG_LMD-400-R_v09e 10 Circuit Design, Inc. OPERATION GUIDE z How to calculate the setting values for the PLL register The PLL IC manual shows that the PLL frequency setting value is obtained with the following equation. -- Equation 1 fvco = [(M x N)+A] x fosc / R fvco : Output frequency of external VCO M: Preset divide ratio of the prescaler (64 or 128) N: Preset divide ratio of binary 11-bit programmable counter (3 to 2,047) A: Preset divide ratio of binary 7-bit swallow counter (0 A 127 A = 100 ns t1,t2,t6 >= 20 ns t3,t4 >= 30 ns t4 t5 #: Keep the LE terminal at a low level, w hen w rite the data to the shift resister. The PLL IC, which operates as shown in the block diagram in the manual, shifts the data to the 19-bit shift register and then transfers it to the respective latch (counter, register) by judging the CNT control bit value input at the end. 1. CLK [Clock]: Data is shifted into the shift register on the rising edge of this clock. 2. LE [Load Enable]: Data in the 19-bit shift register is transferred to respective latches on the rising edge of the clock. The data is transferred to a latch according to the control bit CNT value. 3. Data [Serial Data]: You can perform either reference counter setup or programmable counter setup first. OG_LMD-400-R_v09e 12 Circuit Design, Inc. OPERATION GUIDE TIMING CHART Control timing in a typical application is shown in Figure 3. Initial setting of the port connected to the radio module is performed when power is supplied by the CPU and reset is completed. MOS-FET for supply voltage control of the radio module, RXSEL and TXSEL are set to inactive to avoid unwanted emissions. The power supply of the radio module is then turned on. When the radio module is turned on, the PLL internal resistor is not yet set and the peripheral VCO circuit is unstable. Therefore data transmission and reception is possible 40 ms after the setting data is sent to the PLL at the first change of channel, however from the second change of channel, the circuit stabilizes within 20 ms and is able to handle the data. Changing channels must be carried out in the receive mode. If switching is performed in transmission mode, unwanted emission occurs. If the module is switched to the receive mode when operating in the same channel, (a new PLL setting is not necessary) it can receive data within 5 ms of switching*1. For data transmission, if the RF channel to be used for transmission is set while still in receiving mode, data can be sent at 5 ms after the radio module is switched from reception to transmission*2. Check that the Lock Detect signal is “high” 20 ms after the channel is changed. In some cases the Lock Detect signal becomes unstable before the lock is correctly detected, so it is necessary to note if processing of the signal is interrupted. It is recommended to observe the actual waveform before writing the process program. *1 DC offset may occur due to frequency drift caused by ambient temperature change. Under conditions below -10 °C, 10 to 20 ms delay of DO output is estimated. The customer is urged to verify operation at low temperature and optimize the timing. *2 Sending ‘10101…..’ preamble just after switching to transmission mode enables smoother operation of the binarization circuit of the receiver. Preamble length: -20 °C - +60 °C: 15 ms (Typical) OG_LMD-400-R_v09e 13 Circuit Design, Inc. OPERATION GUIDE LMD-400 Figure 3: Timing diagram for STD-302 Status immediately after pow er comes on. Normal status Channel change No channel change CPU Pow er on STD-302 Pow er on #:3 Receiv e mode Receiv e mode Receiv e mode activ e period activ e period activ e period Activ e period RXSEL #:1 #:2 CPU control, CH change Data rec. Timing #:4 5 ms #:4 CH Data #:5 CH #:4 Data #:6 Check LD signal Check LD signal CH Data #:7 Check LD signal LD 40 ms 10 to 20 ms Transmit mode activ e Transmit mode activ e Transmit mode activ e TXSEL Data transmit 5 ms 5 ms #:1 Reset control CPU 5 ms #:5 40 ms later, the receiver can receive the data after changing the channel.. #:2 Initialize the port connected to the module. #:6 10 to 20 ms later, the receiver can receive the data after changing the channel. #:3 Supply pow er to the module after initializing CPU. #:7 5 ms later, the data can be received if the RF channel is not changed. #:4 RFchannel change must be performed in receiving mode. OG_LMD-400-R_v09e 14 Circuit Design, Inc. OPERATION GUIDE PLL FREQUENCY SETTING DATA REFERENCE Example : Setting from 458.000 MHz to 458.6125 MHz Parameter name Value Phase Comparing Frequency Fcomp [kHz] Start Channel Frequency Fch [MHz] Channel Step Frequency [kHz] Number of Channel Prescaler M 25 458.000 12.5 50 64 Parameter name Reference Frequency Fosc [MHz] Offset Frequency Foffset [MHz] Value 21.25 21.7 Expect Channel Frequency Frequency FCH 䌆EXPECT Lock Frequency FVCO : For data input : Result of calculation : Fixed value Parameter name Reference Counter R Programmable Counter N Min. Value Programmable Counter N Max. Value Swallow Counter A Min. Value Swallow Counter A Max. Value Number of Division n Programable Counter Swallow Counter (MHz) (MHz) (MHz) 458.0000 436.3000 436.3000 17452 272 44 458.0125 436.3125 436.3000 17452 272 44 458.0250 436.3250 436.3250 17453 272 45 458.0375 436.3375 436.3250 17453 272 45 458.0500 436.3500 436.3500 17454 272 46 458.0625 436.3625 436.3500 17454 272 46 458.0750 436.3750 436.3750 17455 272 47 458.0875 436.3875 436.3750 17455 272 47 458.1000 436.4000 436.4000 17456 272 48 458.1125 436.4125 436.4000 17456 272 48 458.1250 436.4250 436.4250 17457 272 49 458.1375 436.4375 436.4250 17457 272 49 458.1500 436.4500 436.4500 17458 272 50 458.1625 436.4625 436.4500 17458 272 50 458.1750 436.4750 436.4750 17459 272 51 458.1875 436.4875 436.4750 17459 272 51 458.2000 436.5000 436.5000 17460 272 52 458.2125 436.5125 436.5000 17460 272 52 458.2250 436.5250 436.5250 17461 272 53 458.2375 436.5375 436.5250 17461 272 53 458.2500 436.5500 436.5500 17462 272 54 458.2625 436.5625 436.5500 17462 272 54 458.2750 436.5750 436.5750 17463 272 55 458.2875 436.5875 436.5750 17463 272 55 458.3000 436.6000 436.6000 17464 272 56 458.3125 436.6125 436.6000 17464 272 56 458.3250 436.6250 436.6250 17465 272 57 458.3375 436.6375 436.6250 17465 272 57 458.3500 436.6500 436.6500 17466 272 58 458.3625 436.6625 436.6500 17466 272 58 458.3750 436.6750 436.6750 17467 272 59 OG_LMD-400-R_v09e 15 Value 850 272 273 63 Circuit Design, Inc. OPERATION GUIDE 458.3875 436.6875 436.6750 17467 272 59 458.4000 436.7000 436.7000 17468 272 60 458.4125 436.7125 436.7000 17468 272 60 458.4250 436.7250 436.7250 17469 272 61 458.4375 436.7375 436.7250 17469 272 61 458.4500 436.7500 436.7500 17470 272 62 458.4625 436.7625 436.7500 17470 272 62 458.4750 436.7750 436.7750 17471 272 63 458.4875 436.7875 436.7750 17471 272 63 458.5000 436.8000 436.8000 17472 273 458.5125 436.8125 436.8000 17472 273 458.5250 436.8250 436.8250 17473 273 458.5375 436.8375 436.8250 17473 273 458.5500 436.8500 436.8500 17474 273 458.5625 436.8625 436.8500 17474 273 458.5750 436.8750 436.8750 17475 273 458.5875 436.8875 436.8750 17475 273 458.6000 436.9000 436.9000 17476 273 458.6125 436.9125 436.9000 17476 273 For the all frequency table of the LMD-400-R, refer to “Data transceiver for use in the USA under FCC Part 90 License”. OG_LMD-400-R_v09e 16 Circuit Design, Inc. OPERATION GUIDE Regulatory compliance information The LMD-400-R complies with the FCC Part 90. Labelling: The LMD-400-R 458 MHz-462.5 MHz is labeled as below. FCC ID: V9X-LMD400R The proposed FCC ID label format is to be placed on the module. If FCC ID is not visible when the module is installed into the system, "Contains FCC ID: V9X-LMD400R" shall be placed on the outside of final host system. Exposure to radio frequency radiation: To comply with FCC RF exposure compliance requirements, a separation distance of at least 20 cm must be maintained between the antenna of this device and all persons. This device must not be co-located or operating in conjunction with any other antenna or transmitter. The maximum allowable MPE value of 0.305 mW/cm2 will be reached in a distance of 20 cm in case that an antenna gain less than 22 dBi will be used. The LMD-400-R complies with Part 15 Subpart B of the FCC Rules. Operation is subject to the condition that this device does not cause harmful interference. NOTE: The LMD-400-R has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a commercial installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures: · Reorient or relocate the receiving antenna. · Keep water and moisture out of all antenna and radio fittings. · Check all antenna connections – any imbalance in coax cable can cause radio interference and receive / transmit problems. Caution: Changes or modifications not expressly approved by the party responsible for compliance could avoid the user’s authority to operate the equipment. Licensing of end-use products LMD-400-R 458 MHz-462.5 MHz holds equipment authorization for transmitting equipment under Title 47 of the Code of Federal Regulations Part 90. (FCC Identifier: V9X-LMD400R) This shall be the only guarantee of Circuit Design Inc for compliance with FCC regulations. Those who integrate LMD-400-R 458 MHz-462.5 MHz in a system and operate the radio system in the United States are required to apply for a user station license before the equipment can be operated. Application for the station license in Part 90 may be required to be submitted to a certified frequency coordinator for frequency coordination, then the FCC licensing bureau issues a license for equipment users/stations. As local frequency management issues are involved in licensing, Circuit Design Inc shall not be held liable for failure in obtaining the station license. Circuit Design Inc recommends users to contact a certified frequency coordinator in the region in advance to confirm whether or not a license can be granted. For more details, please refer to “Data transceiver for use in the USA under FCC Part 90 License”. OG_LMD-400-R_v09e 17 Circuit Design, Inc. OPERATION GUIDE Important notice Customers are advised to consult with Circuit Design sales representatives before ordering. Circuit Design believes the provided information is accurate and reliable. However, Circuit Design reserves the right to make changes to this product without notice. x Circuit Design products are neither designed nor intended for use in life support applications where malfunction can reasonably be expected to result in significant personal injury to the user. Any use of Circuit Design products in such safety-critical applications is understood to be fully at the risk of the customer and the customer must fully indemnify Circuit Design, Inc for any damages resulting from any improper use. x As the radio module communicates using electronic radio waves, there are cases where transmission will be temporarily cut off due to the surrounding environment and method of usage. The manufacturer is exempt from all responsibility relating to resulting harm to personnel or equipment and other secondary damage. x The manufacturer is exempt from all responsibility relating to secondary damage resulting from the operation, performance and reliability of equipment connected to the radio module. Copyright x All rights in this operation guide are owned by Circuit Design, Inc. No part of this document may be copied or distributed in part or in whole without the prior written consent of Circuit Design, Inc. Cautions x As the radio module communicates using electronic radio waves, there are cases where transmission will be temporarily cut off due to the surrounding environment and method of usage. The manufacturer is exempt from all responsibility relating to resulting harm to personnel or equipment and other secondary damage. x Do not use the equipment within the vicinity of devices that may malfunction as a result of electronic radio waves from the radio module. x The manufacturer is exempt from all responsibility relating to secondary damage resulting from the operation, performance and reliability of equipment connected to the radio module. x Communication performance will be affected by the surrounding environment, so communication tests should be carried out before actual use. x Ensure that the power supply for the radio module is within the specified rating. Short circuits and reverse connections may result in overheating and damage and must be avoided at all costs. x Ensure that the power supply has been switched off before attempting any wiring work. x The case is connected to the GND terminal of the internal circuit, so do not make contact between the '+' side of the power supply terminal and the case. x When batteries are used as the power source, avoid short circuits, recharging, dismantling, and pressure. Failure to observe this caution may result in the outbreak of fire, overheating and damage to the equipment. Remove the batteries when the equipment is not to be used for a long period of time. Failure to observe this caution may result in battery leaks and damage to the equipment. x Do not use this equipment in vehicles with the windows closed, in locations where it is subject to direct sunlight, or in locations with extremely high humidity. x The radio module is neither waterproof nor splash proof. Ensure that it is not splashed with soot or water. Do not use the equipment if water or other foreign matter has entered the case. x Do not drop the radio module or otherwise subject it to strong shocks. x Do not subject the equipment to condensation (including moving it from cold locations to locations with a significant increase in temperature.) x Do not use the equipment in locations where it is likely to be affected by acid, alkalis, organic agents or corrosive gas. x Do not bend or break the antenna. Metallic objects placed in the vicinity of the antenna will have a great effect on communication performance. As far as possible, ensure that the equipment is placed well away from metallic objects. x The GND for the radio module will also affect communication performance. If possible, ensure that the case GND and the circuit GND are connected to a large GND pattern. Warnings x Do not take a part or modify the equipment. x Do not remove the product label (the label attached to the upper surface of the module.) Using a module from which the label has been removed is prohibited. OG_LMD-400-R_v09e 18 Circuit Design, Inc. OPERATION GUIDE REVISION HISTORY Version 0.9 Date Sept. 2009 OG_LMD-400-R_v09e Description Remark Preliminary 19 Circuit Design, Inc.
Source Exif Data:
File Type : PDF File Type Extension : pdf MIME Type : application/pdf PDF Version : 1.4 Linearized : Yes XMP Toolkit : 3.1-701 Producer : Acrobat Distiller 7.0.5 (Windows) Create Date : 2009:10:15 14:54:22+02:00 Modify Date : 2009:10:15 14:54:22+02:00 Metadata Date : 2009:10:15 14:54:09+01:00 Creator Tool : PScript5.dll Version 5.2.2 Document ID : uuid:E44F90D489B9DE1195EDB259692DA614 Instance ID : uuid:be6d5356-2647-485a-b418-7c7d7f4c8517 Derived From Instance ID : uuid:b6fcc82a-5cee-43ef-8b41-b0c9c45eb8a6 Derived From Document ID : uuid:2a30e92b-6b34-41d8-a454-b0177092be74 Format : application/postscript Creator : yasunaga Title : Microsoft Word - OG_LMD-400-R_v09e.doc Page Count : 18 Author : yasunagaEXIF Metadata provided by EXIF.tools