Appendix A Appxa
User Manual: Appendix A DL305 Analog Manual
Open the PDF directly: View PDF 
.
Page Count: 19
| Download | |
| Open PDF In Browser | View PDF |
DL305 Data Types and Memory Map In This Chapter. . . . Ċ DL330 Memory Map Ċ DL330P Memory Map Ċ DL340 Memory Map Ċ I/O Point Bit Map Ċ Control Relay Bit Map Ċ Special Relays Ċ Data Registers 1A A–2 Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map DL330 Memory Map Memory Type Discrete Memory Reference (octal) Register Memory Reference (octal) Qty. Decimal Symbol Input / Output Points 000 – 157 700 – 767 R000 – R015 R070 – R076 168 Total Control Relays 160 – 373 R016 – R037 140 C0 C0 Special Relays 374 – 377 770 – 777 R037 R077 12 772 376 Timers / Counters 600 – 673 674 – 677* None 64 Timer / Counter Current Values None R600 – R673 R674 – R677* 64 Timer / Counter Status Bits T600 – T673 T674 – T677* None 64 Data Words None R400 – R563 116 Shift Registers 400 – 577 None 128 010 000 TMR T600 K100 R600 CNT C600 K10 K100 T600 None specific, used with many instructions SR 400 417 Special Registers None R574 – R577 4 R574 – R575 used with FAULT R576 – R577 Auxiliary Accumulator * T/ C Setpoint Unit Only. Can be used as data registers if the Timer/Counter Setpoint Unit or Thumbwheel Interface Module is not used. R564 – R573 contain the preset value used with the Timer / Appendix E DL305 Memory Map Counter Setpoint Unit. R674 – R677 contain the current values for these timers or counters. A–3 DL305 Data Types and Memory Map Appendix A Data Types & Mem. Map DL330P Memory Map Memory Type Discrete Memory Reference (octal) Register Memory Reference (octal) Qty. Decimal Symbol Input / Output Points 000 – 157 700 – 767 R000 – R015 R070 – R076 168 Total Control Relays 160 – 174 200 – 277 R016 – R017 R020 – R027 77 C0 C0 Special Relays 175 – 177 770 – 777 R017 R077 11 772 176 Timers / Counters 600 – 673 674 – 677* None 64 Timer / Counter Current Values None R600 – R673 R674 – R677* 64 Timer / Counter Status Bits T600 – T673 T674 – T677* None 64 Data Words None R400 – R563 116 Stages S0 – S177 R100 – R117 128 010 000 TMR T600 K100 R600 CNT C600 K10 K100 T600 None specific, used with many instructions S1 SG S 001 Special Registers None R574 – R577 4 R574 – R575 used with FAULT R576 – R577 Auxiliary Accumulator * T/ C Setpoint Unit Only. Can be used as data registers if the Timer/Counter Setpoint Unit or Thumbwheel Interface Module is not used, which provides a total of 128 data registers. R564 – R573 contain the preset value used with the Timer / Counter Setpoint Unit. R674 – R677 contain the current values for these timers or counters. Appendix E DL305 Memory Map A–4 Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map DL340 Memory Map Memory Type Discrete Memory Reference (octal) Register Memory Reference (octal) Qty. Decimal Symbol Input / Output Points 000 – 157 700 – 767 R000 – R015 R070 – R076 168 Total Control Relays 160 – 373 1000 – 1067 R016 – R037 R100 – R106 180 C0 C0 Special Relays 374 – 377 770 – 777 1070 – 1077 R037 R077 R107 20 772 376 Timers / Counters 600 – 673 674 – 677* None 64 Timer / Counter Current Values None R600 – R673 R674 – R677* 64 Timer / Counter Status Bits T600 – T673 T674 – T677* None 64 Data Words None R400 – R563 R700 – R767 172 Shift Registers 400 – 577 None 128 010 000 TMR T600 K100 R600 CNT C600 K10 K100 T600 None specific, used with many instructions SR 400 417 Special Registers None R574 – R577 R770 – R777 12 R574–R575 used with FAULT R576–R577 Auxiliary Accumulator R770–R777 Communications Setup * T/ C Setpoint Unit Only. Can be used as data registers if the Timer/Counter Setpoint Unit or Thumbwheel Interface Module is not used. R564 – R573 contain the preset value used with the Timer / Appendix E DL305 Memory Map Counter Setpoint Unit. R674 – R677 contain the current values for these timers or counters. A–5 DL305 Data Types and Memory Map These tables provide a listing of the individual Input points associated with each register location for the DL330, DL330P, and DL340 CPUs. MSB 007 017 027 037 047 057 067 077 107 117 127 137 147 157 167 177 707 717 727 737 747 757 767 I/O References 006 016 026 036 046 056 066 076 106 116 126 136 146 156 166 176 706 716 726 736 746 756 766 005 015 025 035 045 055 065 075 105 115 125 135 145 155 165 175 705 715 725 735 745 755 765 004 014 024 034 044 054 064 074 104 114 124 134 144 154 164 174 704 714 724 734 744 754 764 003 013 023 033 043 053 063 073 103 113 123 133 143 153 163 173 703 713 723 733 743 753 763 LSB 002 012 022 032 042 052 062 072 102 112 122 132 142 152 162 172 702 712 722 732 742 752 762 001 011 021 031 041 051 061 071 101 111 121 131 141 151 161 171 701 711 721 731 741 751 761 000 010 020 030 040 050 060 070 100 110 120 130 140 150 160 170 700 710 720 730 740 750 760 Register Number R0 R1 R2 R3 R4 R5 R6 R7 R10 R11 R12 R13 R14 R15 n/a n/a R70 R71 R72 R73 R74 R75 R76 Appendix A Data Types & Mem. Map I/O Point Bit Map NOTE: 160 – 167 can be used as I/O in a DL330 or DL330P CPU under certain conditions. 160 – 177 can be used as I/O in a DL340 CPU under certain conditions. You should consult the DL305 User Manual to determine which configurations allow the use of these points. Appendix E DL305 Memory Map These points are normally used as control relays. You cannot use them as both control relays and as I/O points. Also, if you use these points as I/O, you cannot access these I/O points as a Data Register reference. A–6 Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map Control Relay Bit Map The following tables provide a listing of the individual control relays associated with each register location for the DL305 CPUs. NOTE: 160 – 167 can be used as I/O in a DL330 or DL330P CPU under certain conditions. 160 – 177 can be used as I/O in a DL340 CPU under certain conditions. You should consult the DL305 User Manual to determine which configurations allow the use of these points. You cannot use them as both control relays and as I/O points. Also, if you use these points as I/O, you cannot access these I/O points as a Data Register reference. MSB 167 177 207 217 227 237 247 257 267 277 307 317 327 337 347 357 367 166 176 206 216 226 236 246 256 266 276 306 316 326 336 346 356 366 DL330 Control Relay References 165 164 163 162 175 174 173 172 205 204 203 202 215 214 213 212 225 224 223 222 235 234 233 232 245 244 243 242 255 254 253 252 265 264 263 262 275 274 273 272 305 304 303 302 315 314 313 312 325 324 323 322 335 334 333 332 345 344 343 342 355 354 353 352 365 364 363 362 373 372 LSB 161 171 201 211 221 231 241 251 261 271 301 311 321 331 341 351 361 371 160 170 200 210 220 230 240 250 260 270 300 310 320 330 340 350 360 370 Register Number R16 R17 R20 R21 R22 R23 R24 R25 R26 R27 R30 R31 R32 R33 R34 R35 R36 R37 Appendix E DL305 Memory Map * Control relays 340 – 373 can be made retentive by setting a CPU dipswitch. See the DL305 User Manual for details on setting CPU dipswitches. A–7 DL305 Data Types and Memory Map 167 166 207 217 227 237 247 257 267 277* 206 216 226 236 246 256 266 276 DL330P Control Relay References 165 164 163 162 174 173 172 205 204 203 202 215 214 213 212 225 224 223 222 235 234 233 232 245 244 243 242 255 254 253 252 265 264 263 262 275 274 273 272 LSB 161 171 201 211 221 231 241 251 261 271 160 170 200* 210 220 230 240 250 260 270 Register Number R16 R17 R20 R21 R22 R23 R24 R25 R26 R27 Appendix A Data Types & Mem. Map MSB * Control relays 200 – 277 can be made retentive by setting a CPU dipswitch. See the DL305 User Manual for details on setting CPU dipswitches. MSB 166 176 206 216 226 236 246 256 266 276 306 316 326 336 346 356 366 1007 1017 1027 1037 1047 1057 1067 1006 1016 1026 1036 1046 1056 1066 LSB 161 171 201 211 221 231 241 251 261 271 301 311 321 331 341 351 361 371 1001 1011 1021 1031 1041 1051 1061 160 170 200 210 220 230 240 250 260 270 300 310 320 330 340* 350 360 370 1000 1010 1020 1030 1040 1050 1060 Register Number R16 R17 R20 R21 R22 R23 R24 R25 R26 R27 R30 R31 R32 R33 R34 R35 R36 R37 R100 R101 R102 R103 R104 R105 R106 * Control relays 340 – 373 can be made retentive by setting a CPU dipswitch. See the DL305 User Manual for details on setting CPU dipswitches. Appendix E DL305 Memory Map 167 177 207 217 227 237 247 257 267 277 307 317 327 337 347 357 367 DL340 Control Relay References 165 164 163 162 175 174 173 172 205 204 203 202 215 214 213 212 225 224 223 222 235 234 233 232 245 244 243 242 255 254 253 252 265 264 263 262 275 274 273 272 305 304 303 302 315 314 313 312 325 324 323 322 335 334 333 332 345 344 343 342 355 354 353 352 365 364 363 362 373* 372 1005 1004 1003 1002 1015 1014 1013 1012 1025 1024 1023 1022 1035 1034 1033 1032 1045 1044 1043 1042 1055 1054 1053 1052 1065 1064 1063 1062 A–8 Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map Special Relays The following table shows the Special Relays used with the DL305 CPUs. CPUs DL330P DL330 DL340 DL330 DL330P DL340 Appendix E DL305 Memory Map DL340 Special Relay Description of Contents 175 100 ms clock, on for 50 ms and off for 50 ms. 176 Disables all outputs except for those entered with the SET OUT instruction. 177 Battery voltage is low. 374 On for the first scan cycle after the CPU is switched to Run Mode. 375 100 ms clock, on for 50 ms and off for 50 ms. 376 Disables all outputs except for those entered with the SET OUT instruction. 377 Battery voltage is low. 770 Changes timers to 0.01 second intervals. Timers are normally 0.1 second time intervals. 771 The external diagnostics FAULT instruction (F20) is in use. 772 The data in the accumulator is greater than the comparison value. 773 The data in the accumulator is equal to the comparison value. 774 The data in the accumulator is less than the comparison value. 775 An accumulator carry or borrow condition has occurred. 776 The accumulator value is zero. 777 The accumulator has an overflow condition. 1074 The RX or WX instruction is active. 1075 An error occurred during communications with the RX or WX instructions. 1076 Port 2 communications mode: on = ASCII mode, off = HEX mode 1077 Port 1 communications mode: on = ASCII mode, off = HEX mode A–9 DL305 Data Types and Memory Map The following 8-bit data registers are primarily used with data instructions to store various types of application data. For example, you could use a register to hold a timer or counter preset value. Some data instructions call for two bytes, which will correspond to two consecutive 8-bit data registers such as R401 and R400. The LSB (Least Significant Bit) will be in register R400 as bit0 and the MSB (Most Significant Bit) will be in register R401 as bit17. Appendix A Data Types & Mem. Map Data Registers NOTE: Data Registers are retentive. 407 417 427 437 447 457 467 477 507 517 527 537 547 557 406 416 426 436 446 456 466 476 506 516 526 536 546 556 405 415 425 435 445 455 465 475 505 515 525 535 545 555 DL330 / DL330P 8-Bit Data Registers 404 403 414 413 424 423 434 433 444 443 454 453 464 463 474 473 504 503 514 513 524 523 534 533 544 543 554 553 563 402 412 422 432 442 452 462 472 502 512 522 532 542 552 562 401 411 421 431 441 451 461 471 501 511 521 531 541 551 561 400 410 420 430 440 450 460 470 500 510 520 530 540 550 560 Appendix E DL305 Memory Map A–10 Appendix E DL305 Memory Map Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map 407 417 427 437 447 457 467 477 507 517 527 537 547 557 406 416 426 436 446 456 466 476 506 516 526 536 546 556 405 415 425 435 445 455 465 475 505 515 525 535 545 555 707 717 727 737 747 757 767 706 716 726 736 746 756 766 705 715 725 735 745 755 765 DL340 8-Bit Data Registers 404 403 414 413 424 423 434 433 444 443 454 453 464 463 474 473 504 503 514 513 524 523 534 533 544 543 554 553 563 704 703 714 713 724 723 734 733 744 743 754 753 764 763 402 412 422 432 442 452 462 472 502 512 522 532 542 552 562 702 712 722 732 742 752 762 401 411 421 431 441 451 461 471 501 511 521 531 541 551 561 701 711 721 731 741 751 761 400 410 420 430 440 450 460 470 500 510 520 530 540 550 560 700 710 720 730 740 750 760 A–11 DL305 Data Types and Memory Map System V-memory V7620–V7627 Description of Contents Default Values / Ranges Locations for DV–1000 operator interface parameters V7620 Sets the V-memory location that contains the value. V0 – V3777 V7621 Sets the V-memory location that contains the message. V0 – V3777 V7622 Sets the total number (1 – 16) of V-memory locations to be displayed. 1 – 16 V7623 Sets the V-memory location that contains the numbers to be displayed. V0 – V3777 V7624 Sets the V-memory location that contains the character code to be displayed. V0 – V3777 V7625 Contains the function number that can be assigned to each key. V-memory for X, Y, or C V7626 Reserved 0,1,2,3,12 V7627 Reserved Default=0000 Reserved V7633 User defined timer interrupt/operation of battery/Binary instruction sign flag* Bit 0–7 40H Setting Interrupt Bit 12 ON with battery sign flag. ON use sign flag – OFF no sign flag Bit 15 Binary instruction sign flag. ON use sign flag – OFF no sign flag V7634 User defined timer interrupt V7640 Loop Table Beginning address V1400–V7340 V7641 Number of Loops Enabled 1–4 V7642 Error Code – V–memory Error Location for Loop Table V7643–V7647 Reserved V7650 Port 2 End–code setting Setting (A55A), Nonprocedure communications start. V7651 Port 2 Data format –Non–procedure communications format setting. V7652 Port 2 Format Type setting – Non–procedure communications type code setting. V7653 Port 2 Terminate–code setting – Non–procedure communications Termination code setting. V7654 Port 2 Store V–mem address – Non–procedure communication data store V–Memory address. V7655 Port 2 Setup area –0–7 Comm protocol (flag 0) 8–15 Comm time out/response delay time (flag 1) V7656 Port 2 setup area – 0–15 Communication (flag2, flag 3) V7657 Port 2 setup area – Bit to select use of parameter V7660–V7707 Set–up Information V7710–V7717 Reserved V7720–V7722 Locations for DV–1000 operator interface parameters. V7720 Titled Timer preset value pointer V7721 Title Counter preset value pointer V7722 HiByte-Titled Timer preset block size, LoByte-Titled Counter preset block size V7730–V7737 For slot 0 to 7 D3–DCM V7747 Location contains a 10ms counter. This location increments once every 10ms. V7750 Reserved – Appendix E DL305 Memory Map V7630–V7632 Appendix A Data Types & Mem. Map DL350 System V-memory A–12 Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map System V-memory Description of Contents V7751 Fault Message Error Code — stores the 4-digit code used with the FAULT instruction when the instruction is executed. V7752 Reserved V7753 Reserved V7754 Reserved V7755 Error code — stores the fatal error code. V7756 Error code — stores the major error code. V7757 Error code — stores the minor error code. V7760–V7762 Reserved V7763–V7764 Location for syntax error information. V7765 Scan — stores the total number of scan cycles that have occurred since the last Program Mode to Run Mode transition. V7766 Contains the number of seconds on the clock. (00 to 59). V7767 Contains the number of minutes on the clock. (00 to 59). V7770 Contains the number of hours on the clock. (00 to 23). V7771 Contains the day of the week. (Mon, Tue, etc.). V7772 Contains the day of the month (1st, 2nd, etc.). V7773 Contains the month. (01 to 12) V7774 Contains the year. (00 to 99) V7775 Scan — stores the current scan time (milliseconds). V7776 Scan — stores the minimum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds). V7777 Scan — stores the maximum scan time that has occurred since the last Program Mode to Run Mode transition (milliseconds). DL350 Comm Port 2 Control Relays Appendix E DL305 Memory Map The following system control relays are valid only for D3–350 CPU remote I/O setup on Communications Port 2. System CRs Description of Contents C740 Completion of setups – ladder logic must turn this relay on when it has finished writing to the Remote I/O setup table C741 Erase received data – turning on this flag will erase the received data during a communication error. C743 Re-start – Turning on this relay will resume after a communications hang-up on an error. C750 to C757 Setup Error – The corresponding relay will be ON if the setup table contains an error (C750 = master, C751 = slave 1... C757=slave 7 C760 to C767 Communications Ready – The corresponding relay will be ON if the setup table data is valid (C760 = master, C761 = slave 1... C767=slave 7 A–13 DL305 Data Types and Memory Map Appendix A Data Types & Mem. Map DL350 Memory Map Memory Type Discrete Memory Reference (octal) Word Memory Reference (octal) Qty. Decimal Symbol Input Points X0 – X777 V40400 – V40437 512 X0 Output Points Y0 – Y777 V40500 – V40537 512 Y0 Control Relays C0 – C1777 V40600 – V40677 1024 Special Relays SP0 – SP777 V41200 – V41237 512 Timer Current Values None V0 – V377 256 Timer Status Bits T0 – T377 V41100 – V41117 256 Counter Current Values None V1000 – V1177 128 Counter Status Bits CT0 – CT177 V41140 – V41147 128 Data Words none V1400 – V7377 V10000–V17777 3072 4096 Stages S0 – S1777 V41000 – V41077 1024 C0 C0 SP0 V0 K100 T0 V1000 K100 CT0 None specific, used with many instructions S0 SG S 001 System parameters None V7400–V7777 256 System specific, used for various purposes Appendix E DL305 Memory Map A–14 Appendix E DL305 Memory Map Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map DL 350 X Input / Y Output Bit Map This table provides a listing of the individual Input points associated with each V-memory address bit. MSB DL350 Input (X) and Output (Y) Points LSB X Input Y Output Address Address 17 16 15 14 13 12 11 10 7 6 5 4 3 2 1 0 017 016 015 014 013 012 011 010 007 006 005 004 003 002 001 000 V40400 V40500 037 036 035 034 033 032 031 030 027 026 025 024 023 022 021 020 V40401 V40501 057 056 055 054 053 052 051 050 047 046 045 044 043 042 041 040 V40402 V40502 077 076 075 074 073 072 071 070 067 066 065 064 063 062 061 060 V40403 V40503 117 116 115 114 113 112 111 110 107 106 105 104 103 102 101 100 V40404 V40504 137 136 135 134 133 132 131 130 127 126 125 124 123 122 121 120 V40405 V40505 157 156 155 154 153 152 151 150 147 146 145 144 143 142 141 140 V40406 V40506 177 176 175 174 173 172 171 170 167 166 165 164 163 162 161 160 V40407 V40507 217 216 215 214 213 212 211 210 207 206 205 204 203 202 201 200 V40410 V40510 237 236 235 234 233 232 231 230 227 226 225 224 223 222 221 220 V40411 V40511 257 256 255 254 253 252 251 250 247 246 245 244 243 242 241 240 V40412 V40512 277 276 275 274 273 272 271 270 267 266 265 264 263 262 261 260 V40413 V40513 317 316 315 314 313 312 311 310 307 306 305 304 303 302 301 300 V40414 V40514 337 336 335 334 333 332 331 330 327 326 325 324 323 322 321 320 V40415 V40515 357 356 355 354 353 352 351 350 347 346 345 344 343 342 341 340 V40416 V40516 377 376 375 374 373 372 371 370 367 366 365 364 363 362 361 360 V40417 V40517 417 416 415 414 413 412 411 410 407 406 405 404 403 402 401 400 V40420 V40520 437 436 435 434 433 432 431 430 427 426 425 424 423 422 421 420 V40421 V40521 457 456 455 454 453 452 451 450 447 446 445 444 443 442 441 440 V40422 V40522 477 476 475 474 473 472 471 470 467 466 465 464 463 462 461 460 V40423 V40523 517 516 515 514 513 512 511 510 507 506 505 504 503 502 501 500 V40424 V40524 537 536 535 534 533 532 531 530 527 526 525 524 523 522 521 520 V40425 V40525 557 556 555 554 553 552 551 550 547 546 545 544 543 542 541 540 V40426 V40526 577 576 575 574 573 572 571 570 567 566 565 564 563 562 561 560 V40427 V40527 617 616 615 614 613 612 611 610 607 606 605 604 603 602 601 600 V40430 V40530 637 636 635 634 633 632 631 630 627 626 625 624 623 622 621 620 V40431 V40531 657 656 655 654 653 652 651 650 647 646 645 644 643 642 641 640 V40432 V40532 677 676 675 674 673 672 671 670 667 666 665 664 663 662 661 660 V40433 V40533 717 716 715 714 713 712 711 710 707 706 705 704 703 702 701 700 V40434 V40534 737 736 735 734 733 732 731 730 727 726 725 724 723 722 721 720 V40435 V40535 757 756 755 754 753 752 751 750 747 746 745 744 743 742 741 740 V40436 V40536 777 776 775 774 773 772 771 770 767 766 765 764 763 762 761 760 V40437 V40537 A–15 DL305 Data Types and Memory Map This table provides a listing of the individual control relays associated with each V-memory address bit. MSB DL350 Control Relays (C) LSB Address 16 15 14 13 12 11 10 7 6 5 4 3 2 1 0 017 016 015 014 013 012 011 010 007 006 005 004 003 002 001 000 V40600 037 036 035 034 033 032 031 030 027 026 025 024 023 022 021 020 V40601 057 056 055 054 053 052 051 050 047 046 045 044 043 042 041 040 V40602 077 076 075 074 073 072 071 070 067 066 065 064 063 062 061 060 V40603 117 116 115 114 113 112 111 110 107 106 105 104 103 102 101 100 V40604 137 136 135 134 133 132 131 130 127 126 125 124 123 122 121 120 V40605 157 156 155 154 153 152 151 150 147 146 145 144 143 142 141 140 V40606 177 176 175 174 173 172 171 170 167 166 165 164 163 162 161 160 V40607 217 216 215 214 213 212 211 210 207 206 205 204 203 202 201 200 V40610 237 236 235 234 233 232 231 230 227 226 225 224 223 222 221 220 V40611 257 256 255 254 253 252 251 250 247 246 245 244 243 242 241 240 V40612 277 276 275 274 273 272 271 270 267 266 265 264 263 262 261 260 V40613 317 316 315 314 313 312 311 310 307 306 305 304 303 302 301 300 V40614 337 336 335 334 333 332 331 330 327 326 325 324 323 322 321 320 V40615 357 356 355 354 353 352 351 350 347 346 345 344 343 342 341 340 V40616 377 376 375 374 373 372 371 370 367 366 365 364 363 362 361 360 V40617 417 416 415 414 413 412 411 410 407 406 405 404 403 402 401 400 V40620 437 436 435 434 433 432 431 430 427 426 425 424 423 422 421 420 V40621 457 456 455 454 453 452 451 450 447 446 445 444 443 442 441 440 V40622 477 476 475 474 473 472 471 470 467 466 465 464 463 462 461 460 V40623 517 516 515 514 513 512 511 510 507 506 505 504 503 502 501 500 V40624 537 536 535 534 533 532 531 530 527 526 525 524 523 522 521 520 V40625 557 556 555 554 553 552 551 550 547 546 545 544 543 542 541 540 V40626 577 576 575 574 573 572 571 570 567 566 565 564 563 562 561 560 V40627 617 616 615 614 613 612 611 610 607 606 605 604 603 602 601 600 V40630 637 636 635 634 633 632 631 630 627 626 625 624 623 622 621 620 V40631 657 656 655 654 653 652 651 650 647 646 645 644 643 642 641 640 V40632 677 676 675 674 673 672 671 670 667 666 665 664 663 662 661 660 V40633 717 716 715 714 713 712 711 710 707 706 705 704 703 702 701 700 V40634 737 736 735 734 733 732 731 730 727 726 725 724 723 722 721 720 V40635 757 756 755 754 753 752 751 750 747 746 745 744 743 742 741 740 V40636 777 776 775 774 773 772 771 770 767 766 765 764 763 762 761 760 V40637 Appendix E DL305 Memory Map 17 Appendix A Data Types & Mem. Map DL350 Control Relay Bit Map A–16 Appendix E DL305 Memory Map Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map MSB 17 Additional DL350 Control Relays (C) 16 15 14 13 12 1017 1016 1015 1014 1013 1012 11 1011 10 7 6 5 LSB 4 3 2 1 0 Address 1010 1007 1006 1005 1004 1003 1002 1001 1000 V40640 1037 1036 1035 1034 1033 1032 1031 1030 1027 1026 1025 1024 1023 1022 1021 1020 V40641 1057 1056 1055 1054 1053 1052 1051 1050 1047 1046 1045 1044 1043 1042 1041 1040 V40642 1077 1076 1075 1074 1073 1072 1071 1070 1067 1066 1065 1064 1063 1062 1061 1060 V40643 1117 1116 1115 1114 1113 1112 1111 1110 1107 1106 1105 1104 1103 1102 1101 1100 V40644 1137 1136 1135 1134 1133 1132 1131 1130 1127 1126 1125 1124 1123 1122 1121 1120 V40645 1157 1156 1155 1154 1153 1152 1151 1150 1147 1146 1145 1144 1143 1142 1141 1140 V40646 1177 1176 1175 1174 1173 1172 1171 1170 1167 1166 1165 1164 1163 1162 1161 1160 V40647 1217 1216 1215 1214 1213 1212 1211 1210 1207 1206 1205 1204 1203 1202 1201 1200 V40650 1237 1236 1235 1234 1233 1232 1231 1230 1227 1226 1225 1224 1223 1222 1221 1220 V40651 1257 1256 1255 1254 1253 1252 1251 1250 1247 1246 1245 1244 1243 1242 1241 1240 V40652 1277 1276 1275 1274 1273 1272 1271 1270 1267 1266 1265 1264 1263 1262 1261 1260 V40653 1317 1316 1315 1314 1313 1312 1310 1307 1306 1305 1304 1303 1302 1301 1300 V40654 1337 1336 1335 1334 1333 1332 1331 1330 1327 1326 1325 1324 1323 1322 1321 1320 V40655 1357 1356 1355 1354 1353 1352 1351 1350 1347 1346 1345 1344 1343 1342 1341 1340 V40656 1377 1376 1375 1374 1373 1372 1371 1370 1367 1366 1365 1364 1363 1362 1361 1360 V40657 1417 1416 1415 1414 1413 1412 1410 1407 1406 1405 1404 1403 1402 1401 1400 V40660 1437 1436 1435 1434 1433 1432 1431 1430 1427 1426 1425 1424 1423 1422 1421 1420 V40661 1457 1456 1455 1454 1453 1452 1451 1450 1447 1446 1445 1444 1443 1442 1441 1440 V40662 1477 1476 1475 1474 1473 1472 1471 1470 1467 1466 1465 1464 1463 1462 1461 1460 V40663 1517 1516 1515 1514 1513 1512 1510 1507 1506 1505 1504 1503 1502 1501 1500 V40664 1537 1536 1535 1534 1533 1532 1531 1530 1527 1526 1525 1524 1523 1522 1521 1520 V40665 1557 1556 1555 1554 1553 1552 1551 1550 1547 1546 1545 1544 1543 1542 1541 1540 V40666 1577 1576 1575 1574 1573 1572 1571 1570 1567 1566 1565 1564 1563 1562 1561 1560 V40667 1617 1616 1615 1614 1613 1612 1610 1607 1606 1605 1604 1603 1602 1601 1600 V40670 1637 1636 1635 1634 1633 1632 1631 1630 1627 1626 1625 1624 1623 1622 1621 1620 V40671 1657 1656 1655 1654 1653 1652 1651 1650 1647 1646 1645 1644 1643 1642 1641 1640 V40672 1677 1676 1675 1674 1673 1672 1671 1670 1667 1666 1665 1664 1663 1662 1661 1660 V40673 1717 1716 1715 1714 1713 1712 1710 1707 1706 1705 1704 1703 1702 1701 1700 V40674 1737 1736 1735 1734 1733 1732 1731 1730 1727 1726 1725 1724 1723 1722 1721 1720 V40675 1757 1756 1755 1754 1753 1752 1751 1750 1747 1746 1745 1744 1743 1742 1741 1740 V40676 1777 1776 1775 1774 1773 1772 1771 1770 1767 1766 1765 1764 1763 1762 1761 1760 V40677 1311 1411 1511 1611 1711 A–17 DL305 Data Types and Memory Map This table provides a listing of the individual Staget control bits associated with each V-memory address. MSB DL350 Stage (S) Control Bits LSB Address 16 15 14 13 12 11 10 7 6 5 4 3 2 1 0 017 016 015 014 013 012 011 010 007 006 005 004 003 002 001 000 V41000 037 036 035 034 033 032 031 030 027 026 025 024 023 022 021 020 V41001 057 056 055 054 053 052 051 050 047 046 045 044 043 042 041 040 V41002 077 076 075 074 073 072 071 070 067 066 065 064 063 062 061 060 V41003 117 116 115 114 113 112 111 110 107 106 105 104 103 102 101 100 V41004 137 136 135 134 133 132 131 130 127 126 125 124 123 122 121 120 V41005 157 156 155 154 153 152 151 150 147 146 145 144 143 142 141 140 V41006 177 176 175 174 173 172 171 170 167 166 165 164 163 162 161 160 V41007 217 216 215 214 213 212 211 210 207 206 205 204 203 202 201 200 V41010 237 236 235 234 233 232 231 230 227 226 225 224 223 222 221 220 V41011 257 256 255 254 253 252 251 250 247 246 245 244 243 242 241 240 V41012 277 276 275 274 273 272 271 270 267 266 265 264 263 262 261 260 V41013 317 316 315 314 313 312 311 310 307 306 305 304 303 302 301 300 V41014 337 336 335 334 333 332 331 330 327 326 325 324 323 322 321 320 V41015 357 356 355 354 353 352 351 350 347 346 345 344 343 342 341 340 V41016 377 376 375 374 373 372 371 370 367 366 365 364 363 362 361 360 V41017 417 416 415 414 413 412 411 410 407 406 405 404 403 402 401 400 V41020 437 436 435 434 433 432 431 430 427 426 425 424 423 422 421 420 V41021 457 456 455 454 453 452 451 450 447 446 445 444 443 442 441 440 V41022 477 476 475 474 473 472 471 470 467 466 465 464 463 462 461 460 V41023 517 516 515 514 513 512 511 510 507 506 505 504 503 502 501 500 V41024 537 536 535 534 533 532 531 530 527 526 525 524 523 522 521 520 V41025 557 556 555 554 553 552 551 550 547 546 545 544 543 542 541 540 V41026 577 576 575 574 573 572 571 570 567 566 565 564 563 562 561 560 V41027 617 616 615 614 613 612 611 610 607 606 605 604 603 602 601 600 V41030 637 636 635 634 633 632 631 630 627 626 625 624 623 622 621 620 V41031 657 656 655 654 653 652 651 650 647 646 645 644 643 642 641 640 V41032 677 676 675 674 673 672 671 670 667 666 665 664 663 662 661 660 V41033 717 716 715 714 713 712 711 710 707 706 705 704 703 702 701 700 V41034 737 736 735 734 733 732 731 730 727 726 725 724 723 722 721 720 V41035 757 756 755 754 753 752 751 750 747 746 745 744 743 742 741 740 V41036 777 776 775 774 773 772 771 770 767 766 765 764 763 762 761 760 V41037 Appendix E DL305 Memory Map 17 Appendix A Data Types & Mem. Map DL350 Staget Control / Status Bit Map A–18 Appendix E DL305 Memory Map Appendix A Data Types & Mem. Map DL305 Data Types and Memory Map MSB 17 DL350 Additional Stage (S) Control Bits (continued) 16 15 14 13 12 1017 1016 1015 1014 1013 1012 11 1011 10 7 6 5 4 LSB 3 2 1 0 Address 1010 1007 1006 1005 1004 1003 1002 1001 1000 V41040 1037 1036 1035 1034 1033 1032 1031 1030 1027 1026 1025 1024 1023 1022 1021 1020 V41041 1057 1056 1055 1054 1053 1052 1051 1050 1047 1046 1045 1044 1043 1042 1041 1040 V41042 1077 1076 1075 1074 1073 1072 1071 1070 1067 1066 1065 1064 1063 1062 1061 1060 V41043 1117 1116 1115 1114 1113 1112 1111 1110 1107 1106 1105 1104 1103 1102 1101 1100 V41044 1137 1136 1135 1134 1133 1132 1131 1130 1127 1126 1125 1124 1123 1122 1121 1120 V41045 1157 1156 1155 1154 1153 1152 1151 1150 1147 1146 1145 1144 1143 1142 1141 1140 V41046 1177 1176 1175 1174 1173 1172 1171 1170 1167 1166 1165 1164 1163 1162 1161 1160 V41047 1217 1216 1215 1214 1213 1212 1211 1210 1207 1206 1205 1204 1203 1202 1201 1200 V41050 1237 1236 1235 1234 1233 1232 1231 1230 1227 1226 1225 1224 1223 1222 1221 1220 V41051 1257 1256 1255 1254 1253 1252 1251 1250 1247 1246 1245 1244 1243 1242 1241 1240 V41052 1277 1276 1275 1274 1273 1272 1271 1270 1267 1266 1265 1264 1263 1262 1261 1260 V41053 1317 1316 1315 1314 1313 1312 1310 1307 1306 1305 1304 1303 1302 1301 1300 V41054 1337 1336 1335 1334 1333 1332 1331 1330 1327 1326 1325 1324 1323 1322 1321 1320 V41055 1357 1356 1355 1354 1353 1352 1351 1350 1347 1346 1345 1344 1343 1342 1341 1340 V41056 1377 1376 1375 1374 1373 1372 1371 1370 1367 1366 1365 1364 1363 1362 1361 1360 V41057 1417 1416 1415 1414 1413 1412 1311 1410 1407 1406 1405 1404 1403 1402 1401 1400 V41060 1437 1436 1435 1434 1433 1432 1431 1430 1427 1426 1425 1411 1424 1423 1422 1421 1420 V41061 1457 1456 1455 1454 1453 1452 1451 1450 1447 1446 1445 1444 1443 1442 1441 1440 V41062 1477 1476 1475 1474 1473 1472 1471 1470 1467 1466 1465 1464 1463 1462 1461 1460 V41063 1517 1516 1515 1514 1513 1512 1510 1507 1506 1505 1504 1503 1502 1501 1500 V41064 1537 1536 1535 1534 1533 1532 1531 1530 1527 1526 1525 1524 1523 1522 1521 1520 V41065 1557 1556 1555 1554 1553 1552 1551 1550 1547 1546 1545 1544 1543 1542 1541 1540 V41066 1577 1576 1575 1574 1573 1572 1571 1570 1567 1566 1565 1564 1563 1562 1561 1560 V41067 1617 1616 1615 1614 1613 1612 1610 1607 1606 1605 1604 1603 1602 1601 1600 V41070 1637 1636 1635 1634 1633 1632 1631 1630 1627 1626 1625 1624 1623 1622 1621 1620 V41071 1657 1656 1655 1654 1653 1652 1651 1650 1647 1646 1645 1644 1643 1642 1641 1640 V41072 1677 1676 1675 1674 1673 1672 1671 1670 1667 1666 1665 1664 1663 1662 1661 1660 V41073 1717 1716 1715 1714 1713 1712 1710 1707 1706 1705 1704 1703 1702 1701 1700 V41074 1737 1736 1735 1734 1733 1732 1731 1730 1727 1726 1725 1724 1723 1722 1721 1720 V41075 1757 1756 1755 1754 1753 1752 1751 1750 1747 1746 1745 1744 1743 1742 1741 1740 V41076 1777 1776 1775 1774 1773 1772 1771 1770 1767 1766 1765 1764 1763 1762 1761 1760 V41077 1511 1611 1711 A–19 DL305 Data Types and Memory Map This table provides a listing of the individual timer and counter contacts associated with each V-memory address bit. MSB DL350 Timer (T) and Counter (CT) Contacts LSB 11 10 7 6 5 4 3 2 1 0 Timer Address 012 011 010 007 006 005 004 003 002 001 000 V41100 V41140 032 031 030 027 026 025 024 023 022 021 020 V41101 V41141 053 052 051 050 047 046 045 044 043 042 041 040 V41102 V41142 074 073 072 071 070 067 066 065 064 063 062 061 060 V41103 V41143 115 114 113 112 111 110 107 106 105 104 103 102 101 100 V41104 V41144 136 135 134 133 132 131 130 127 126 125 124 123 122 121 120 V41105 V41145 157 156 155 154 153 152 151 150 147 146 145 144 143 142 141 140 V41106 V41146 177 176 175 174 173 172 171 170 167 166 165 164 163 162 161 160 V41107 V41147 LSB 17 16 15 14 13 12 017 016 015 014 013 037 036 035 034 033 057 056 055 054 077 076 075 117 116 137 Counter Address Appendix A Data Types & Mem. Map DL350 Timer and Counter Status Bit Maps This portion of the table shows additional Timer contacts available with the DL350. MSB DL350 Additional Timer (T) Contacts 17 16 15 14 13 12 11 10 7 6 5 4 3 2 1 0 Timer Address 217 216 215 214 213 212 211 210 207 206 205 204 203 202 201 200 V41110 237 236 235 234 233 232 231 230 227 226 225 224 223 222 221 220 V41111 257 256 255 254 253 252 251 250 247 246 245 244 243 242 241 240 V41112 277 276 275 274 273 272 271 270 267 266 265 264 263 262 261 260 V41113 317 316 315 314 313 312 311 310 307 306 305 304 303 302 301 300 V41114 337 336 335 334 333 332 331 330 327 326 325 324 323 322 321 320 V41115 357 356 355 354 353 352 351 350 347 346 345 344 343 342 341 340 V41116 377 376 375 374 373 372 371 370 367 366 365 364 363 362 361 360 V41117 Appendix E DL305 Memory Map
Source Exif Data:
File Type : PDF File Type Extension : pdf MIME Type : application/pdf PDF Version : 1.3 Linearized : Yes Create Date : 2003:07:08 16:42:27-04:00 Modify Date : 2003:07:08 16:42:27-04:00 Page Count : 19 Creation Date : 2003:07:08 20:42:27Z Mod Date : 2003:07:08 20:42:27Z Producer : Acrobat Distiller 5.0.5 (Windows) Author : steve Metadata Date : 2003:07:08 20:42:27Z Creator : steve Title : Document:EXIF Metadata provided by EXIF.tools