Quanta LG3/5 Schematics. Www.s Manuals.com. Lg3, 5 R2a Schematics
User Manual: Notebook LG N450 - Service manuals and Schematics, Disassembly / Assembly. Free.
Open the PDF directly: View PDF
.
Page Count: 41
| Download | |
| Open PDF In Browser | View PDF |
1 2 3 4 5 6 7 8 LG3/5 (14"/15.6") MUXLESS and UMA. BLOCK DIAGRAM A Wϲ>^d<hW >zZϭ͗dKW >zZϮ͗^'E >zZϯ͗/Eϭ;,ŝŐŚͿ >zZϰ͗/EϮ;>ŽǁͿ >zZϱ͗^s >zZϲ͗Kd DDR3-SODIMM1 VRAM DDR3 *4/*8 (1Gb / 2Gb) DDR3 800,1066,1333,1600 MT/s DDR3-SODIMM2 PAGE 19-20 Intel Ivy Bridge CPU 45Watt 35Watt 4 Core PAGE 12 DDR3 800,1066,1333,1600 MT/s PAGE 13 3&,([SUHVV *HQ; ( rPGA 989 ) A AMD >ŽŶŶ;ϭϱ͘ϲΗͿ Thames-Pro/LP 128bit Seymour-XT 64bit W'Ϯϭ 29mm X 29mm PAGE 14-18 PAGE 2-5 ZdŽŶŶ W'ϮϮ 32.768KHz DMI2.0*4 6$7$*EV ,D/ŽŶŶ Zd/ŶƚĞƌĨĂĐĞ Platform Controller Hub PAGE 23 6$7$&'520 >s^/ŶƚĞƌĨĂĐĞ PCH 3.5Watt 6$7$*EV 6$7$+''67 B 27MHz FDI B W'Ϯϭ ,D//ŶƚĞƌĨĂĐĞ h^ϯ͘Ϭ/ŶƚĞƌĨĂĐĞ;ϭϮDďƉƐͿ PAGE 23 USB2.0 (48Mbps) PAGE 6-11 USB2.0 Port PAGE 26 SPI Accelerometer Sensor >/^ϯ,dZ 730 C 60%86 (8) (12) BlueTooth PAGE 28 Fingerprint PAGE 28 (10) (2) (1,2) h^ϯ͘ϬWŽƌƚdžϮ Webcam w/ Mic PAGE 21 W'Ϯϲ Azalia (2) 32.768KHz LPC Audio 6/%77 PAGE 28 (1) USB2.0 Port h^ŚĂƌŐĞƐƵƉƉŽƌƚ PAGE 26 PCI-E 100M LPC Page 26 (0,9,11) $/&49&*5 ITE KBC (4) LAN Card Reader Atheros AR8161 Realtek RTS5209 PAGE 25 (1) half size mini-card C Wireless LAN PAGE 24 PAGE 22 PAGE 24 32.768kHz ITE 8518/HX 25MHz .H\ERDUG 7RXFK3DG PAGE 29 PAGE 28 ^LJƐƚĞŵ/K^ ^W/ZKD W'ϳ 63,520 (&): PAGE 29 Charger (OZ8682) D +1.8V (G9661) PAGE 30 3/5VS5 (RT8223P) VCCSA (SY8037B) DDR III (RT8207) CPU Core2 (NCP5911)QC +1.05V(RT8240BZ) PAGE 32 1 Dis-charge IC (SLG55448VTR) D PAGE 24 +VGA POWER PAGE 37 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF PAGE 39 +VGACORE (RT8208) PAGE 38 PAGE 34 2 -DFNWR 6SHDNHU PAGE 36 PAGE 33 PAGE 31 PAGE 24 PAGE 24 CPU Core1 (NCP6132B)QC PAGE 35 RJ45 PAGE 25 $XGLR-DFN +HDGSKRQH0,& 7-in-1 flash media slot(SD/ SDHC / SDXC(UHS 104) / MS/MMC/ XD/MSP) 1% PAGE 40 Size Custom Document Number 3 4 5 6 7 Rev 2A BLOCK DIAGRAM Date: Wednesday, March 07, 2012 Sheet 1 8 of 42 5 4 3 2 Sandy Bridge Processor (DMI,PEG,FDI) DMI_TX#[0] DMI_TX#[1] DMI_TX#[2] DMI_TX#[3] [6] [6] [6] [6] DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 G22 D22 F20 C21 DMI_TX[0] DMI_TX[1] DMI_TX[2] DMI_TX[3] [6] [6] [6] [6] [6] [6] [6] [6] FDI_TXN0 FDI_TXN1 FDI_TXN2 FDI_TXN3 FDI_TXN4 FDI_TXN5 FDI_TXN6 FDI_TXN7 A21 H19 E19 F18 B21 C20 D18 E17 FDI0_TX#[0] FDI0_TX#[1] FDI0_TX#[2] FDI0_TX#[3] FDI1_TX#[0] FDI1_TX#[1] FDI1_TX#[2] FDI1_TX#[3] [6] [6] [6] [6] [6] [6] [6] [6] FDI_TXP0 FDI_TXP1 FDI_TXP2 FDI_TXP3 FDI_TXP4 FDI_TXP5 FDI_TXP6 FDI_TXP7 A22 G19 E20 G18 B20 C19 D19 F17 FDI0_TX[0] FDI0_TX[1] FDI0_TX[2] FDI0_TX[3] FDI1_TX[0] FDI1_TX[1] FDI1_TX[2] FDI1_TX[3] [6] [6] FDI_FSYNC0 FDI_FSYNC1 J18 J17 FDI0_FSYNC FDI1_FSYNC [6] FDI_INT H20 FDI_INT [6] [6] FDI_LSYNC0 FDI_LSYNC1 J19 H17 FDI0_LSYNC FDI1_LSYNC INT_eDP_HPD_Q A18 A17 B16 eDP_COMPIO eDP_ICOMPO eDP_HPD C15 D15 eDP_AUX eDP_AUX# C17 F16 C16 G15 eDP_TX[0] eDP_TX[1] eDP_TX[2] eDP_TX[3] C18 E16 D16 F15 eDP_TX#[0] eDP_TX#[1] eDP_TX#[2] eDP_TX#[3] PEG_RX[0] PEG_RX[1] PEG_RX[2] PEG_RX[3] PEG_RX[4] PEG_RX[5] PEG_RX[6] PEG_RX[7] PEG_RX[8] PEG_RX[9] PEG_RX[10] PEG_RX[11] PEG_RX[12] PEG_RX[13] PEG_RX[14] PEG_RX[15] J33 L35 K34 H35 H32 G34 G31 F33 F30 E35 E33 F32 D34 E31 C33 B32 PEG_RX7 PEG_RX6 PEG_RX5 PEG_RX4 PEG_RX3 PEG_RX2 PEG_RX1 PEG_RX0 PEG_TX#[0] PEG_TX#[1] PEG_TX#[2] PEG_TX#[3] PEG_TX#[4] PEG_TX#[5] PEG_TX#[6] PEG_TX#[7] PEG_TX#[8] PEG_TX#[9] PEG_TX#[10] PEG_TX#[11] PEG_TX#[12] PEG_TX#[13] PEG_TX#[14] PEG_TX#[15] M29 M32 M31 L32 L29 K31 K28 J30 J28 H29 G27 E29 F27 D28 F26 E25 C_PEG_TX#7 C_PEG_TX#6 C_PEG_TX#5 C_PEG_TX#4 C_PEG_TX#3 C_PEG_TX#2 C_PEG_TX#1 C_PEG_TX#0 PEG_TX[0] PEG_TX[1] PEG_TX[2] PEG_TX[3] PEG_TX[4] PEG_TX[5] PEG_TX[6] PEG_TX[7] PEG_TX[8] PEG_TX[9] PEG_TX[10] PEG_TX[11] PEG_TX[12] PEG_TX[13] PEG_TX[14] PEG_TX[15] M28 M33 M30 L31 L28 K30 K27 J29 J27 H28 G28 E28 F28 D27 E26 D25 C_PEG_TX7 C_PEG_TX6 C_PEG_TX5 C_PEG_TX4 C_PEG_TX3 C_PEG_TX2 C_PEG_TX1 C_PEG_TX0 SNB_IVB# N.A at SNB EDS #27637 0.7v1 [29] R507 EC_PECI PROCTHOT# with two VR topology ..75ohm PROCTHOT# with one VR topology ..56 ohm R136 PEG_RX[0..7] [14] [29,36] H_PROCHOT# SKTOCC# AL33 CATERR# H_PECI AN33 PECI 56.2/F_4 H_PROCHOT#_R AL32 PROCHOT# 43_4 C224 43P/50V_4 R509 [9,29] PM_THRMTRIP# [6] *0_4/S R504 PM_SYNC C269 reserved for "boot hang 47" issue PM_THRMTRIP#_R AN32 PM_SYNC_R *0_4/S AM34 THERMTRIP# PM_SYNC 0.1U/10V_4 R513 [9] H_PWRGOOD R510 *0_4/S H_PWRGOOD_R AP33 UNCOREPW RGOOD 10K_4 PM_DRAM_PWRGD_R V8 SM_DRAMPW ROK CPU RESET# [8,14,22,23,25,28,29] PLTRST# R506 CPU_PLTRST#_R 1.5K/F_4 AR33 RESET# R505 C735 A16 A15 CLK_DPLL_SSCLKP_R CLK_DPLL_SSCLKN_R R8 CPU_DRAMRST# AK1 A5 A4 SM_RCOMP_0 R261 SM_RCOMP_1 R524 SM_RCOMP_2 R523 SM_DRAMRST# SM_RCOMP[0] SM_RCOMP[1] SM_RCOMP[2] PRDY# PREQ# AP29 AP27 XDP_PRDY# XDP_PREQ# TCK TMS TRST# AR26 AR27 AP30 XDP_TCLK XDP_TMS XDP_TRST# TDI TDO AR28 AP26 XDP_TDI_R XDP_TDO R531 [6] PM_DRAM_PWRGD DBR# AL35 BPM#[0] BPM#[1] BPM#[2] BPM#[3] BPM#[4] BPM#[5] BPM#[6] BPM#[7] AT28 AR29 AR30 AT30 AP32 AR31 AT31 AR32 1 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 CPU XDP TP56 TP58 C *1K_4 +3V XDP_DBRST# [6] DDR3 DRAM RESET R367 1K_4 R369 [12,13] DDR3_DRAMRST# R368 1K_4 3 PEG_TX#0 PEG_TX#1 PEG_TX#2 PEG_TX#3 PEG_TX#4 PEG_TX#5 PEG_TX#6 PEG_TX#7 130/F_4 PM_DRAM_PWRGD_R [8,12,13] DRAMRST_CNTRL_PCH R386 Q19 2N7002 R370 4.99K/F_4 MAIN_ONG [4,38] Q28 *2N7002 [6,7,8,9,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V [6,7,8,9,10,27,28,29,31,34,35,38,39] +3VS5 [4,10,22] +1.5V_CPU +1.05V_VTT Processor pull-up (CPU) PROCTHOT# with two VR topology ..100ohm PROCTHOT# with one VR topology ..62 ohm +1.05V INT_eDP_HPD_Q +1.05V R518 *10K_4 +1.05V R517 24.9/F_4 eDP_COMP H_PROCHOT# XDP_TDO XDP_TMS XDP_TDI_R XDP_PREQ# XDP_TCLK XDP_TRST# R216 R112 R515 R514 R511 R113 R516 R508 62_4 51_4 51_4 51_4 *51_4 51_4 51_4 A 24.9/F_4 PEG_COMP 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 2 Rev 2A SNB 1/4 (PCIE&DMI&FDI) Date: Wednesday, March 07, 2012 3 B *0_4/S C513 0.047U/10V_4 PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms 4 CPU_DRAMRST# 1 CPU_DRAMRST#_R eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms 0.22uF AC coupling Caps for PCIE GEN1/2/3 *0_4 *39_4 +1.05V 5 +1.05V TP59 TP57 TP10 +1.5VSUS DP & PEG Compensation C65 C68 C76 C82 C90 C102 C112 C122 TP55 TP13 XDP_DBRST# R532 [14] PEG_TX#[0..7] C_PEG_TX#0 C_PEG_TX#1 C_PEG_TX#2 C_PEG_TX#3 C_PEG_TX#4 C_PEG_TX#5 C_PEG_TX#6 C_PEG_TX#7 D 1K_4 1K_4 140/F_4 25.5/F_4 200/F_4 R130 R534 200/F_4 [14] PEG_TX[0..7] R519 R521 SM_RCOMP[0] W:20mils/S:20mils/L: 500mils, SM_RCOMP[1] W:20mils/S:20mils/L: 500mils, SM_RCOMP[2] W:15mils/S:20mils/L: 500mils, +1.5V_CPU 2 PEG_TX0 PEG_TX1 PEG_TX2 PEG_TX3 PEG_TX4 PEG_TX5 PEG_TX6 PEG_TX7 DPLL_REF_SSCLK DPLL_REF_SSCLK# CLK_CPU_BCLKP [8] CLK_CPU_BCLKN [8] Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) SM_DRAMPWROK Processor Input. R533 *3K/F_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 A28 A27 750/F_4 *47P/50V_4 PEG x16 disable (UMA only remove) A AN34 BCLK BCLK# Placement close to EC. eDP_COMP connect to PIN A18 W:4mils/S:15mils/L: 500mils. eDP_COMP connect to PIN A17 W:12mils/S:15mils/L: 500mils. C69 C73 C79 C89 C98 C107 C118 C128 SNB_IVB# TP_CATERR# TP53 sϮ͘͘͘ŚĂŶŐĞW'h^ϬΕϳ &KZW'h^EŽƌŵĂů ŽƉĞƌĂƚŝŽŶ Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) C_PEG_TX0 C_PEG_TX1 C_PEG_TX2 C_PEG_TX3 C_PEG_TX4 C_PEG_TX5 C_PEG_TX6 C_PEG_TX7 SKTOCC# TP11 C26 2 G21 E22 F21 D21 H_SNB_IVB# CLOCKS DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 [7] DDR3 MISC [6] [6] [6] [6] PEG_RX#[0..7] [14] PEG_RX#7 PEG_RX#6 PEG_RX#5 PEG_RX#4 PEG_RX#3 PEG_RX#2 PEG_RX#1 PEG_RX#0 JTAG & BPM DMI_RX[0] DMI_RX[1] DMI_RX[2] DMI_RX[3] K33 M35 L34 J35 J32 H34 H31 G33 G30 F35 E34 E32 D33 D31 B33 C32 MISC B28 B26 A24 B23 PEG_RX#[0] PEG_RX#[1] PEG_RX#[2] PEG_RX#[3] PEG_RX#[4] PEG_RX#[5] PEG_RX#[6] PEG_RX#[7] PEG_RX#[8] PEG_RX#[9] PEG_RX#[10] PEG_RX#[11] PEG_RX#[12] PEG_RX#[13] PEG_RX#[14] PEG_RX#[15] PEG_COMP connect to PIN H22&J22 W:4mils/S:15mils/L: 500mils. PEG_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils. THERMAL DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 J22 J21 H22 PWR MANAGEMENT [6] [6] [6] [6] PEG_COMP PEG_ICOMPI PEG_ICOMPO PEG_RCOMPO 3 DMI_RX#[0] DMI_RX#[1] DMI_RX#[2] DMI_RX#[3] PCI EXPRESS* - GRAPHICS B27 B25 A25 B24 DMI DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 Intel(R) FDI [6] [6] [6] [6] eDP_COMP B U19B eDP C Sandy Bridge Processor (CLK,MISC,JTAG) U19A D 1 1 Sheet 2 of 42 5 4 3 2 1 Sandy Bridge Processor (DDR3) U19C U19D D M_A_DQ0 M_A_DQ1 M_A_DQ2 M_A_DQ3 M_A_DQ4 M_A_DQ5 M_A_DQ6 M_A_DQ7 M_A_DQ8 M_A_DQ9 M_A_DQ10 M_A_DQ11 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ15 M_A_DQ16 M_A_DQ17 M_A_DQ18 M_A_DQ19 M_A_DQ20 M_A_DQ21 M_A_DQ22 M_A_DQ23 M_A_DQ24 M_A_DQ25 M_A_DQ26 M_A_DQ27 M_A_DQ28 M_A_DQ29 M_A_DQ30 M_A_DQ31 M_A_DQ32 M_A_DQ33 M_A_DQ34 M_A_DQ35 M_A_DQ36 M_A_DQ37 M_A_DQ38 M_A_DQ39 M_A_DQ40 M_A_DQ41 M_A_DQ42 M_A_DQ43 M_A_DQ44 M_A_DQ45 M_A_DQ46 M_A_DQ47 M_A_DQ48 M_A_DQ49 M_A_DQ50 M_A_DQ51 M_A_DQ52 M_A_DQ53 M_A_DQ54 M_A_DQ55 M_A_DQ56 M_A_DQ57 M_A_DQ58 M_A_DQ59 M_A_DQ60 M_A_DQ61 M_A_DQ62 M_A_DQ63 C B C5 D5 D3 D2 D6 C6 C2 C3 F10 F8 G10 G9 F9 F7 G8 G7 K4 K5 K1 J1 J5 J4 J2 K2 M8 N10 N8 N7 M10 M9 N9 M7 AG6 AG5 AK6 AK5 AH5 AH6 AJ5 AJ6 AJ8 AK8 AJ9 AK9 AH8 AH9 AL9 AL8 AP11 AN11 AL12 AM12 AM11 AL11 AP12 AN12 AJ14 AH14 AL15 AK15 AL14 AK14 AJ15 AH15 SA_DQ[0] SA_DQ[1] SA_DQ[2] SA_DQ[3] SA_DQ[4] SA_DQ[5] SA_DQ[6] SA_DQ[7] SA_DQ[8] SA_DQ[9] SA_DQ[10] SA_DQ[11] SA_DQ[12] SA_DQ[13] SA_DQ[14] SA_DQ[15] SA_DQ[16] SA_DQ[17] SA_DQ[18] SA_DQ[19] SA_DQ[20] SA_DQ[21] SA_DQ[22] SA_DQ[23] SA_DQ[24] SA_DQ[25] SA_DQ[26] SA_DQ[27] SA_DQ[28] SA_DQ[29] SA_DQ[30] SA_DQ[31] SA_DQ[32] SA_DQ[33] SA_DQ[34] SA_DQ[35] SA_DQ[36] SA_DQ[37] SA_DQ[38] SA_DQ[39] SA_DQ[40] SA_DQ[41] SA_DQ[42] SA_DQ[43] SA_DQ[44] SA_DQ[45] SA_DQ[46] SA_DQ[47] SA_DQ[48] SA_DQ[49] SA_DQ[50] SA_DQ[51] SA_DQ[52] SA_DQ[53] SA_DQ[54] SA_DQ[55] SA_DQ[56] SA_DQ[57] SA_DQ[58] SA_DQ[59] SA_DQ[60] SA_DQ[61] SA_DQ[62] SA_DQ[63] [12] [12] [12] M_A_BS#0 M_A_BS#1 M_A_BS#2 AE10 AF10 V6 SA_BS[0] SA_BS[1] SA_BS[2] [12] [12] [12] M_A_CAS# M_A_RAS# M_A_WE# AE8 AD9 AF9 SA_CAS# SA_RAS# SA_W E# SA_CLK[0] SA_CLK#[0] SA_CKE[0] AB6 AA6 V9 M_A_CLKP0 [12] M_A_CLKN0 [12] M_A_CKE0 [12] SA_CLK[1] SA_CLK#[1] SA_CKE[1] AA5 AB5 V10 M_A_CLKP1 [12] M_A_CLKN1 [12] M_A_CKE1 [12] SA_CLK[2] SA_CLK#[2] SA_CKE[2] AB4 AA4 W9 SA_CLK[3] SA_CLK#[3] SA_CKE[3] AB3 AA3 W 10 SA_CS#[0] SA_CS#[1] SA_CS#[2] SA_CS#[3] AK3 AL3 AG1 AH1 M_A_CS#0 [12] M_A_CS#1 [12] SA_ODT[0] SA_ODT[1] SA_ODT[2] SA_ODT[3] AH3 AG3 AG2 AH2 M_A_ODT0 [12] M_A_ODT1 [12] SA_DQS#[0] SA_DQS#[1] SA_DQS#[2] SA_DQS#[3] SA_DQS#[4] SA_DQS#[5] SA_DQS#[6] SA_DQS#[7] C4 G6 J3 M6 AL6 AM8 AR12 AM15 M_A_DQSN0 M_A_DQSN1 M_A_DQSN2 M_A_DQSN3 M_A_DQSN4 M_A_DQSN5 M_A_DQSN6 M_A_DQSN7 SA_DQS[0] SA_DQS[1] SA_DQS[2] SA_DQS[3] SA_DQS[4] SA_DQS[5] SA_DQS[6] SA_DQS[7] D4 F6 K3 N6 AL5 AM9 AR11 AM14 M_A_DQSP0 M_A_DQSP1 M_A_DQSP2 M_A_DQSP3 M_A_DQSP4 M_A_DQSP5 M_A_DQSP6 M_A_DQSP7 SA_MA[0] SA_MA[1] SA_MA[2] SA_MA[3] SA_MA[4] SA_MA[5] SA_MA[6] SA_MA[7] SA_MA[8] SA_MA[9] SA_MA[10] SA_MA[11] SA_MA[12] SA_MA[13] SA_MA[14] SA_MA[15] AD10 W1 W2 W7 V3 V2 W3 W6 V1 W5 AD8 V4 W4 AF8 V5 V7 M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 M_A_A15 [13] M_B_DQ[63:0] M_B_DQ0 M_B_DQ1 M_B_DQ2 M_B_DQ3 M_B_DQ4 M_B_DQ5 M_B_DQ6 M_B_DQ7 M_B_DQ8 M_B_DQ9 M_B_DQ10 M_B_DQ11 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ15 M_B_DQ16 M_B_DQ17 M_B_DQ18 M_B_DQ19 M_B_DQ20 M_B_DQ21 M_B_DQ22 M_B_DQ23 M_B_DQ24 M_B_DQ25 M_B_DQ26 M_B_DQ27 M_B_DQ28 M_B_DQ29 M_B_DQ30 M_B_DQ31 M_B_DQ32 M_B_DQ33 M_B_DQ34 M_B_DQ35 M_B_DQ36 M_B_DQ37 M_B_DQ38 M_B_DQ39 M_B_DQ40 M_B_DQ41 M_B_DQ42 M_B_DQ43 M_B_DQ44 M_B_DQ45 M_B_DQ46 M_B_DQ47 M_B_DQ48 M_B_DQ49 M_B_DQ50 M_B_DQ51 M_B_DQ52 M_B_DQ53 M_B_DQ54 M_B_DQ55 M_B_DQ56 M_B_DQ57 M_B_DQ58 M_B_DQ59 M_B_DQ60 M_B_DQ61 M_B_DQ62 M_B_DQ63 M_A_DQSN[7:0] [12] M_A_DQSP[7:0] [12] M_A_A[15:0] [12] Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) C9 A7 D10 C8 A9 A8 D9 D8 G4 F4 F1 G1 G5 F5 F2 G2 J7 J8 K10 K9 J9 J10 K8 K7 M5 N4 N2 N1 M4 N5 M2 M1 AM5 AM6 AR3 AP3 AN3 AN2 AN1 AP2 AP5 AN9 AT5 AT6 AP6 AN8 AR6 AR5 AR9 AJ11 AT8 AT9 AH11 AR8 AJ12 AH12 AT11 AN14 AR14 AT14 AT12 AN15 AR15 AT15 SB_DQ[0] SB_DQ[1] SB_DQ[2] SB_DQ[3] SB_DQ[4] SB_DQ[5] SB_DQ[6] SB_DQ[7] SB_DQ[8] SB_DQ[9] SB_DQ[10] SB_DQ[11] SB_DQ[12] SB_DQ[13] SB_DQ[14] SB_DQ[15] SB_DQ[16] SB_DQ[17] SB_DQ[18] SB_DQ[19] SB_DQ[20] SB_DQ[21] SB_DQ[22] SB_DQ[23] SB_DQ[24] SB_DQ[25] SB_DQ[26] SB_DQ[27] SB_DQ[28] SB_DQ[29] SB_DQ[30] SB_DQ[31] SB_DQ[32] SB_DQ[33] SB_DQ[34] SB_DQ[35] SB_DQ[36] SB_DQ[37] SB_DQ[38] SB_DQ[39] SB_DQ[40] SB_DQ[41] SB_DQ[42] SB_DQ[43] SB_DQ[44] SB_DQ[45] SB_DQ[46] SB_DQ[47] SB_DQ[48] SB_DQ[49] SB_DQ[50] SB_DQ[51] SB_DQ[52] SB_DQ[53] SB_DQ[54] SB_DQ[55] SB_DQ[56] SB_DQ[57] SB_DQ[58] SB_DQ[59] SB_DQ[60] SB_DQ[61] SB_DQ[62] SB_DQ[63] [13] [13] [13] M_B_BS#0 M_B_BS#1 M_B_BS#2 AA9 AA7 R6 SB_BS[0] SB_BS[1] SB_BS[2] [13] [13] [13] M_B_CAS# M_B_RAS# M_B_WE# AA10 AB8 AB9 SB_CAS# SB_RAS# SB_W E# SB_CLK[0] SB_CLK#[0] SB_CKE[0] AE2 AD2 R9 M_B_CLKP0 [13] M_B_CLKN0 [13] M_B_CKE0 [13] SB_CLK[1] SB_CLK#[1] SB_CKE[1] AE1 AD1 R10 M_B_CLKP1 [13] M_B_CLKN1 [13] M_B_CKE1 [13] SB_CLK[2] SB_CLK#[2] SB_CKE[2] AB2 AA2 T9 SB_CLK[3] SB_CLK#[3] SB_CKE[3] AA1 AB1 T10 SB_CS#[0] SB_CS#[1] SB_CS#[2] SB_CS#[3] AD3 AE3 AD6 AE6 M_B_CS#0 [13] M_B_CS#1 [13] SB_ODT[0] SB_ODT[1] SB_ODT[2] SB_ODT[3] AE4 AD4 AD5 AE5 M_B_ODT0 [13] M_B_ODT1 [13] SB_DQS#[0] SB_DQS#[1] SB_DQS#[2] SB_DQS#[3] SB_DQS#[4] SB_DQS#[5] SB_DQS#[6] SB_DQS#[7] D7 F3 K6 N3 AN5 AP9 AK12 AP15 M_B_DQSN0 M_B_DQSN1 M_B_DQSN2 M_B_DQSN3 M_B_DQSN4 M_B_DQSN5 M_B_DQSN6 M_B_DQSN7 SB_DQS[0] SB_DQS[1] SB_DQS[2] SB_DQS[3] SB_DQS[4] SB_DQS[5] SB_DQS[6] SB_DQS[7] C7 G3 J6 M3 AN6 AP8 AK11 AP14 M_B_DQSP0 M_B_DQSP1 M_B_DQSP2 M_B_DQSP3 M_B_DQSP4 M_B_DQSP5 M_B_DQSP6 M_B_DQSP7 SB_MA[0] SB_MA[1] SB_MA[2] SB_MA[3] SB_MA[4] SB_MA[5] SB_MA[6] SB_MA[7] SB_MA[8] SB_MA[9] SB_MA[10] SB_MA[11] SB_MA[12] SB_MA[13] SB_MA[14] SB_MA[15] AA8 T7 R7 T6 T2 T4 T3 R2 T5 R3 AB7 R1 T1 AB10 R5 R4 M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 M_B_A15 C DDR SYSTEM MEMORY B [12] M_A_DQ[63:0] DDR SYSTEM MEMORY A D M_B_DQSN[7:0] [13] M_B_DQSP[7:0] [13] B M_B_A[15:0] [13] Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) A A 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 5 4 3 2 Rev 2A SNB 2/4 (DDR3 I/F) Date: Wednesday, March 07, 2012 1 Sheet 3 of 42 4 3 2 C272 22U/6.3VS_8 C226 22U/6.3VS_8 C285 22U/6.3VS_8 C286 22U/6.3VS_8 C274 22U/6.3VS_8 C280 22U/6.3VS_8 C276 22U/6.3VS_8 C287 22U/6.3VS_8 C160 22U/6.3VS_8 C225 22U/6.3VS_8 C750 22U/6.3VS_8 B C228 22U/6.3VS_8 C746 22U/6.3VS_8 C208 22U/6.3VS_8 22uF_8 x8 Socket TOP cavity 22uF_8 x10 Socket BOT cavity 22uF_8 x8 Socket TOP edge 470uF_7343 x4 A C317 *22U/6.3VS_8 C350 22U/6.3VS_8 C758 22U/6.3VS_8 C305 22U/6.3VS_8 C304 22U/6.3VS_8 C759 22U/6.3VS_8 C351 22U/6.3VS_8 C318 22U/6.3VS_8 C282 22U/6.3VS_8 C748 22U/6.3VS_8 C754 22U/6.3VS_8 C316 22U/6.3VS_8 C331 22U/6.3VS_8 C281 22U/6.3VS_8 C284 22U/6.3VS_8 C353 *22U/6.3VS_8 C757 *22U/6.3VS_8 C756 22U/6.3VS_8 C755 22U/6.3VS_8 C333 *22U/6.3VS_8 C752 22U/6.3VS_8 C356 *22U/6.3VS_8 C307 22U/6.3VS_8 C306 22U/6.3VS_8 C308 22U/6.3VS_8 22uF_8 x7 Socket TOP cavity 22uF_8 x5 Socket BOT cavity 22uF_8 x2 Socket TOP cavity (no stuff) 22uF_8 x5 Socket BOT cavity (no stuff) 330uF_7343 x2 +1.05V +1.8V SNB: 1.5A B6 A6 A2 VIDALERT# VIDSCLK VIDSOUT AJ29 AJ30 AJ28 H_CPU_SVIDALRT# VR_SVID_CLK VR_SVID_DATA C355 10U/6.3V_8 C388 1U/6.3V_4 C342 C383 1U/6.3V_4 0.1U/10V_4 C341 0.1U/10V_4 SENSE LINES VCCPLL1 VCCPLL2 VCCPLL3 AL1 1 3 VDDQ1 VDDQ2 VDDQ3 VDDQ4 VDDQ5 VDDQ6 VDDQ7 VDDQ8 VDDQ9 VDDQ10 VDDQ11 VDDQ12 VDDQ13 VDDQ14 VDDQ15 AF7 AF4 AF1 AC7 AC4 AC1 Y7 Y4 Y1 U7 U4 U1 P7 P4 P1 R498 VCC_SENSE VSS_SENSE 100_4 AJ35 AJ34 Layout note: need routing together and ALERT need between CLK and DATA. +VCC_CORE C360 10U/6.3V_8 C359 10U/6.3V_8 C411 10U/6.3V_8 C392 10U/6.3V_8 B10 A10 VCCP_SENSE [34] VSSP_SENSE [34] VCCP_SENSE R520 10_4 VSSP_SENSE R522 10_4 +1.05V Place PU resistor close to CPU VCCSA_SENSE M27 M26 L26 J26 J25 J24 H26 H25 C740 10U/6.3V_8 R211 C22 C24 R212 10K_4 R214 10K_4 4 *0_4/S 75_4 H_CPU_SVIDALRT# R132 43_4 VCCSA_SEL [33] +1.5VSUS +1.5V_CPU +1.5VSUS Q16 AON7410 R280 220_8 1 2 3 2 C436 0.1U/10V_4 C438 0.1U/10V_4 C439 0.1U/10V_4 C437 0.1U/10V_4 Placement close to CPU. MAIN_ONG [2,38] A Q13 2N7002 CPU VDDQ 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number Rev 2A SNB 3/4 (POWER) Date: Wednesday, March 07, 2012 3 B VCCSA_SEL0 for intel CRB SVID ALERT VR_SVID_ALERT# [36] VCCUSA_SENSE [33] VCCSA_SEL0 [33] FC_C22 VCCSA_VID1 VR_SVID_DATA [36] R108 C749 *10U/6.3V_8 330uF x1, 10uF_8 x1 Socket BOT edge, 10uF_8 x2 Socket BOT cavity. C440 *470P/50V_4 +1.05V +VCCSA C745 10U/6.3V_8 2 Place PU resistor close to CPU [2,12,13,27,32,39] +1.5VSUS [2,10,22] +1.5V_CPU +1.05V_VTT [33] +VCCSA [37] +VCC_GFX [37] +VCC_CORE C744 10U/6.3V_8 H23 VCCUSA_SENSE_R R131 130/F_4 VR_SVID_DATA C760 *330U_2.5V_5.0x5.9_ESR10m SNB: 6A VCCSA1 VCCSA2 VCCSA3 VCCSA4 VCCSA5 VCCSA6 VCCSA7 VCCSA8 MAIND VCCIO_SENSE VSSIO_SENSE C390 10U/6.3V_8 C SVID DATA Add for intel CRB C358 10U/6.3V_8 + VR_SVID_CLK [36] +1.05V [38] +1.5V_CPU SNB: 5A 5 100_4 MAIND 330uF x1, 10uF_8 x6 Socket BOT edge. SVID CLK VR_SVID_CLK VCC_SENSE [36] VSS_SENSE [36] R500 Place PU resistor close to VR DDR_VTTREF [12,13,32] Q12 2N7002 MAIND R282 100K_4 Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) 5 CAD Note: +VDDR_REF_CPU should have 10 mil trace width +VDDR_REF_CPU SM_VREF 2 J23 C283 22U/6.3VS_8 100_4 D VREF VCCIO40 C743 22U/6.3VS_8 VCC_AXG_SENSE [36] VSS_AXG_SENSE [36] R503 1 C288 22U/6.3VS_8 C330 22U/6.3VS_8 SNB: 21.5A AK35 AK34 2 C C352 22U/6.3VS_8 +VCC_GFX VAXG_SENSE VSSAXG_SENSE +VCC_GFX 3 C244 22U/6.3VS_8 E11 D14 D13 D12 D11 C14 C13 C12 C11 B14 B12 A14 A13 A12 A11 C332 22U/6.3VS_8 C753 22U/6.3VS_8 VAXG1 VAXG2 VAXG3 VAXG4 VAXG5 VAXG6 VAXG7 VAXG8 VAXG9 VAXG10 VAXG11 VAXG12 VAXG13 VAXG14 VAXG15 VAXG16 VAXG17 VAXG18 VAXG19 VAXG20 VAXG21 VAXG22 VAXG23 VAXG24 VAXG25 VAXG26 VAXG27 VAXG28 VAXG29 VAXG30 VAXG31 VAXG32 VAXG33 VAXG34 VAXG35 VAXG36 VAXG37 VAXG38 VAXG39 VAXG40 VAXG41 VAXG42 VAXG43 VAXG44 VAXG45 VAXG46 VAXG47 VAXG48 VAXG49 VAXG50 VAXG51 VAXG52 VAXG53 VAXG54 1 C289 22U/6.3VS_8 VCCIO25 VCCIO26 VCCIO27 VCCIO28 VCCIO29 VCCIO30 VCCIO31 VCCIO32 VCCIO33 VCCIO34 VCCIO35 VCCIO36 VCCIO37 VCCIO38 VCCIO39 C334 22U/6.3VS_8 AT24 AT23 AT21 AT20 AT18 AT17 AR24 AR23 AR21 AR20 AR18 AR17 AP24 AP23 AP21 AP20 AP18 AP17 AN24 AN23 AN21 AN20 AN18 AN17 AM24 AM23 AM21 AM20 AM18 AM17 AL24 AL23 AL21 AL20 AL18 AL17 AK24 AK23 AK21 AK20 AK18 AK17 AJ24 AJ23 AJ21 AJ20 AJ18 AJ17 AH24 AH23 AH21 AH20 AH18 AH17 100_4 4 C275 22U/6.3VS_8 C315 22U/6.3VS_8 +1.05V DDR3 -1.5V RAILS C742 *22U/6.3VS_8 AH13 AH10 AG10 AC10 Y10 U10 P10 L10 J14 J13 J12 J11 H14 H12 H11 G14 G13 G12 F14 F13 F12 F11 E14 E12 R499 SA RAIL C273 22U/6.3VS_8 C747 22U/6.3VS_8 VCCIO1 VCCIO2 VCCIO3 VCCIO4 VCCIO5 VCCIO6 VCCIO7 VCCIO8 VCCIO9 VCCIO10 VCCIO11 VCCIO12 VCCIO13 VCCIO14 VCCIO15 VCCIO16 VCCIO17 VCCIO18 VCCIO19 VCCIO20 VCCIO21 VCCIO22 VCCIO23 VCCIO24 U19G 22uF_8 x2 Socket TOP cavity 22uF_8 x2 Socket BOT cavity 22uF_8 x4 Socket TOP edge 22uF_8 x4 Socket BOT edge 470uF_7343 x2 MISC C241 22U/6.3VS_8 C227 22U/6.3VS_8 PEG AND DDR C751 22U/6.3VS_8 C242 C741 22U/6.3VS_8 22U/6.3VS_8 SNB: 8.5A VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71 VCC72 VCC73 VCC74 VCC75 VCC76 VCC77 VCC78 VCC79 VCC80 VCC81 VCC82 VCC83 VCC84 VCC85 VCC86 VCC87 VCC88 VCC89 VCC90 VCC91 VCC92 VCC93 VCC94 VCC95 VCC96 VCC97 VCC98 VCC99 VCC100 SVID C243 22U/6.3VS_8 AG35 AG34 AG33 AG32 AG31 AG30 AG29 AG28 AG27 AG26 AF35 AF34 AF33 AF32 AF31 AF30 AF29 AF28 AF27 AF26 AD35 AD34 AD33 AD32 AD31 AD30 AD29 AD28 AD27 AD26 AC35 AC34 AC33 AC32 AC31 AC30 AC29 AC28 AC27 AC26 AA35 AA34 AA33 AA32 AA31 AA30 AA29 AA28 AA27 AA26 Y35 Y34 Y33 Y32 Y31 Y30 Y29 Y28 Y27 Y26 V35 V34 V33 V32 V31 V30 V29 V28 V27 V26 U35 U34 U33 U32 U31 U30 U29 U28 U27 U26 R35 R34 R33 R32 R31 R30 R29 R28 R27 R26 P35 P34 P33 P32 P31 P30 P29 P28 P27 P26 SENSE LINES D U19F +VCC_CORE CORE SUPPLY SNB: 55A Sandy Bridge Processor (GRAPHIC POWER) GRAPHICS Sandy Bridge Processor (POWER) 1 1.8V RAIL 5 1 Sheet 4 of 42 4 3 2 Sandy Bridge Processor (GND) U19H D C B AT35 AT32 AT29 AT27 AT25 AT22 AT19 AT16 AT13 AT10 AT7 AT4 AT3 AR25 AR22 AR19 AR16 AR13 AR10 AR7 AR4 AR2 AP34 AP31 AP28 AP25 AP22 AP19 AP16 AP13 AP10 AP7 AP4 AP1 AN30 AN27 AN25 AN22 AN19 AN16 AN13 AN10 AN7 AN4 AM29 AM25 AM22 AM19 AM16 AM13 AM10 AM7 AM4 AM3 AM2 AM1 AL34 AL31 AL28 AL25 AL22 AL19 AL16 AL13 AL10 AL7 AL4 AL2 AK33 AK30 AK27 AK25 AK22 AK19 AK16 AK13 AK10 AK7 AK4 AJ25 VSS VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 AJ22 AJ19 AJ16 AJ13 AJ10 AJ7 AJ4 AJ3 AJ2 AJ1 AH35 AH34 AH32 AH30 AH29 AH28 AH26 AH25 AH22 AH19 AH16 AH7 AH4 AG9 AG8 AG4 AF6 AF5 AF3 AF2 AE35 AE34 AE33 AE32 AE31 AE30 AE29 AE28 AE27 AE26 AE9 AD7 AC9 AC8 AC6 AC5 AC3 AC2 AB35 AB34 AB33 AB32 AB31 AB30 AB29 AB28 AB27 AB26 Y9 Y8 Y6 Y5 Y3 Y2 W 35 W 34 W 33 W 32 W 31 W 30 W 29 W 28 W 27 W 26 U9 U8 U6 U5 U3 U2 T35 T34 T33 T32 T31 T30 T29 T28 T27 T26 P9 P8 P6 P5 P3 P2 N35 N34 N33 N32 N31 N30 N29 N28 N27 N26 M34 L33 L30 L27 L9 L8 L6 L5 L4 L3 L2 L1 K35 K32 K29 K26 J34 J31 H33 H30 H27 H24 H21 H18 H15 H13 H10 H9 H8 H7 H6 H5 H4 H3 H2 H1 G35 G32 G29 G26 G23 G20 G17 G11 F34 F31 F29 Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) U19E VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 VSS189 VSS190 VSS191 VSS192 VSS193 VSS194 VSS195 VSS196 VSS197 VSS198 VSS199 VSS200 VSS201 VSS202 VSS203 VSS204 VSS205 VSS206 VSS207 VSS208 VSS209 VSS210 VSS211 VSS212 VSS213 VSS214 VSS215 VSS216 VSS217 VSS218 VSS219 VSS220 VSS221 VSS222 VSS223 VSS224 VSS225 VSS226 VSS227 VSS228 VSS229 VSS230 VSS231 VSS232 VSS233 VSS CFG4 (DP Presence Strap) CFG7 (PEG Defer Training) For CPU debug. F22 F19 E30 E27 E24 E21 E18 E15 E13 E10 E9 E8 E7 E6 E5 E4 E3 E2 E1 D35 D32 D29 D26 D20 D17 C34 C31 C28 C27 C25 C23 C10 C1 B22 B19 B17 B15 B13 B11 B9 B8 B7 B5 B3 B2 A35 A32 A29 A26 A23 A20 A3 CFG0 TP15 TP16 CFG2 TP14 CFG4 CFG5 CFG6 CFG7 [12] SMDDR_VREF_DQ0_M3 [13] SMDDR_VREF_DQ1_M3 R551 *1K_4 R256 *1K_4 AK28 AK29 AL26 AL27 AK26 AL29 AL30 AM31 AM32 AM30 AM28 AM26 AN28 AN31 AN26 AM27 AK31 AN29 CFG[0] CFG[1] CFG[2] CFG[3] CFG[4] CFG[5] CFG[6] CFG[7] CFG[8] CFG[9] CFG[10] CFG[11] CFG[12] CFG[13] CFG[14] CFG[15] CFG[16] CFG[17] AJ31 AH31 AJ33 AH33 RSVD1 RSVD2 RSVD3 RSVD4 AJ26 RSVD5 B4 D1 RSVD6 RSVD7 F25 F24 F23 D24 G25 G24 E23 D23 C30 A31 B30 B29 D30 B31 A30 C29 RSVD8 RSVD9 RSVD10 RSVD11 RSVD12 RSVD13 RSVD14 RSVD15 RSVD16 RSVD17 RSVD18 RSVD19 RSVD20 RSVD21 RSVD22 RSVD23 J20 B18 A19 RSVD24 RSVD25 RSVD26 J15 RSVD27 RSVD28 RSVD29 RSVD30 RSVD31 RSVD32 VCC_DIE_SENSE L7 AG7 VSS_DIE_SENSE AE7 AK2 W8 TP30 TP31 D RSVD33 RSVD34 RSVD35 AT26 AM33 AJ27 RSVD37 RSVD38 RSVD39 RSVD40 T8 J16 H16 G16 RSVD41 RSVD42 RSVD43 RSVD44 RSVD45 AR35 AT34 AT33 AP35 AR34 RSVD46 RSVD47 RSVD48 RSVD49 RSVD50 B34 A33 A34 B35 C35 RSVD51 RSVD52 AJ32 AK32 RSVD53 AH27 RSVD54 RSVD55 AN35 AM35 C TP54 TP12 #27636 SNB EDS0.7v1 no function. RSVD56 RSVD57 RSVD58 AT2 AT1 AR1 For rPGA socket, RSVD59 pin should be left NC. KEY B1 B Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) CFG[6:5] (PCIE Port Bifurcation Straps) The CFG signals have a default value of '1' if not terminated on the board. 1 CFG2 (PEG Static Lane Reversal) VSS234 VSS235 VSS236 VSS237 VSS238 VSS239 VSS240 VSS241 VSS242 VSS243 VSS244 VSS245 VSS246 VSS247 VSS248 VSS249 VSS250 VSS251 VSS252 VSS253 VSS254 VSS255 VSS256 VSS257 VSS258 VSS259 VSS260 VSS261 VSS262 VSS263 VSS264 VSS265 VSS266 VSS267 VSS268 VSS269 VSS270 VSS271 VSS272 VSS273 VSS274 VSS275 VSS276 VSS277 VSS278 VSS279 VSS280 VSS281 VSS282 VSS283 VSS284 VSS285 Sandy Bridge_rPGA_Rev0p61 rpga989-47989-socket DGG^9000023 IC SOCKET RPGA 989P(P1.0,M/H3.0) Processor Strapping A sϮ͘͘͘ZϭϭϳEKEͲ^dh&&&KZW'h^EŽƌŵĂůŽƉĞƌĂƚŝŽŶ 0 Normal Operation PEG train immediately following xxRESETB de assertion (Default) x16 - Device 1 functions 1 and 2 disabled x8, x8 - Device 1 function 1 enabled ; function 2 disabled Reserved - (Device 1 function 1 disabled ; function 2 enabled) x8,x4,x4 - Device 1 functions 1 and 2 enabled A Lane Reversed Disable; No physical DP attached to eDP 11: 10: 01: 00: Enable; An ext DP device is connected to eDP PEG wait for BIOS training CFG2 R117 *1K_4 CFG4 R118 *1K_4 CFG7 R512 *1K_4 CFG5 R119 1K_4 CFG6 R135 *1K_4 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 4 3 2 Rev 2A SNB 4/4 (GND) Date: Wednesday, March 07, 2012 5 Sandy Bridge Processor (RESERVED, CFG) U19I VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 1 RESERVED 5 1 Sheet 5 of 42 5 4 3 2 Cougar Point (DMI,FDI,PM) 1 AW 24 AW 20 BB18 AV18 DMI0TXN DMI1TXN DMI2TXN DMI3TXN [2] [2] [2] [2] DMI_TXP0 DMI_TXP1 DMI_TXP2 DMI_TXP3 AY24 AY20 AY18 AU18 DMI0TXP DMI1TXP DMI2TXP DMI3TXP BG14 BB14 BF14 BG13 BE12 BG12 BJ10 BH9 FDI_TXP0 FDI_TXP1 FDI_TXP2 FDI_TXP3 FDI_TXP4 FDI_TXP5 FDI_TXP6 FDI_TXP7 [2] [2] [2] [2] [2] [2] [2] [2] FDI_INT AW 16 FDI_INT [2] J47 M45 L_BKLTEN L_VDD_EN [21] PCH_DPST_PWM P45 L_BKLTCTL [21] PCH_EDIDCLK [21] PCH_EDIDDATA T40 K47 L_DDC_CLK L_DDC_DATA T45 P39 L_CTRL_CLK L_CTRL_DATA +3V R309 R322 R268 DMI_ZCOMP FDI_FSYNC0 AV12 FDI_FSYNC0 CTRL_CLK CTRL_DATA 2.37K/F_4 LVD_IBG AF37 AF36 LVD_IBG LVD_VBG AE48 AE47 LVD_VREFH LVD_VREFL PCH_LA_CLK# PCH_LA_CLK AK39 AK40 LVDSA_CLK# LVDSA_CLK PCH_LA_DATAN0 PCH_LA_DATAN1 PCH_LA_DATAN2 AN48 AM47 AK47 AJ48 LVDSA_DATA#0 LVDSA_DATA#1 LVDSA_DATA#2 LVDSA_DATA#3 PCH_LA_DATAP0 PCH_LA_DATAP1 PCH_LA_DATAP2 AN47 AM49 AK49 AJ47 LVDSA_DATA0 LVDSA_DATA1 LVDSA_DATA2 LVDSA_DATA3 PCH_LB_CLK# PCH_LB_CLK AF40 AF39 LVDSB_CLK# LVDSB_CLK T1 [21] PCH_LA_CLK# [21] PCH_LA_CLK BJ24 2.2K_4 2.2K_4 [21] PCH_LA_DATAN0 [21] PCH_LA_DATAN1 [21] PCH_LA_DATAN2 [2] DMI_IRCOMP FDI_FSYNC1 BC10 FDI_FSYNC1 [2] DMI_RBIAS BH21 DMI2RBIAS FDI_LSYNC0 AV14 FDI_LSYNC0 [2] FDI_LSYNC1 BB10 FDI_LSYNC1 [2] DSW VRMEN A18 DSWVREN [21] PCH_LB_CLK# [21] PCH_LB_CLK DPW ROK E22 RSMRST# PCH_LB_DATAN0 PCH_LB_DATAN1 PCH_LB_DATAN2 B9 PCIE_WAKE# [21] PCH_LB_DATAN0 [21] PCH_LB_DATAN1 [21] PCH_LB_DATAN2 AH45 AH47 AF49 AF45 LVDSB_DATA#0 LVDSB_DATA#1 LVDSB_DATA#2 LVDSB_DATA#3 [21] PCH_LB_DATAP0 [21] PCH_LB_DATAP1 [21] PCH_LB_DATAP2 PCH_LB_DATAP0 PCH_LB_DATAP1 PCH_LB_DATAP2 AH43 AH49 AF47 AF43 LVDSB_DATA0 LVDSB_DATA1 LVDSB_DATA2 LVDSB_DATA3 XDP_DBRST# C12 K3 SUSACK# SYS_RESET# C248 EC_PWROK EC_PWROK P12 SYS_PW ROK L22 PW ROK L10 *0_4/S PM_DRAM_PWRGD_L B13 R168 System Power Management BG25 750/F_4 [36] IMVP_PWRGD [29] FDI_RXP0 FDI_RXP1 FDI_RXP2 FDI_RXP3 FDI_RXP4 FDI_RXP5 FDI_RXP6 FDI_RXP7 [21] PCH_LVDS_BLON [21] PCH_DISP_ON 49.9/F_4 DMI_COMP 0.1U/10V_4 [2] PM_DRAM_PWRGD [2] [2] [2] [2] [2] [2] [2] [2] R226 XDP_DBRST# [29] FDI_TXN0 FDI_TXN1 FDI_TXN2 FDI_TXN3 FDI_TXN4 FDI_TXN5 FDI_TXN6 FDI_TXN7 R228 SUS_PWR_ACK [2] BJ14 AY14 BE14 BH13 BC12 BJ12 BG10 BG9 RSMRST# RSMRST# APW ROK DRAMPW ROK [29] DNBSWON# AC_PRESENT_R PM_BATLOW# B PM_RI# CLKRUN# / GPIO32 N3 PCIE_WAKE# [25] CLKRUN# CLKRUN# [28,29] (+3VS5) SUS_STAT# / GPIO61 G8 (+3VS5) SUSCLK / GPIO62 N14 TP25 SLP_S5# / GPIO63 RSMRST# K16 SUSW ARN#/SUSPW RDNACK/GPIO30 E20 PW RBTN# H20 ACPRESENT / GPIO31 D10 SLP_S5 [28,29] SLP_S4# H4 R123 *0_4/S SUSC# [29] SLP_S3# F4 R124 *0_4/S SUSB# [29] SLP_A# G10 TP51 SLP_SUS# G16 TP27 PMSYNCH AP14 PCH_CRT_B PCH_CRT_G PCH_CRT_R [22] PCH_CRT_B [22] PCH_CRT_G [22] PCH_CRT_R [22] PCH_DDCCLK [22] PCH_DDCDATA [22] PCH_HSYNC [22] PCH_VSYNC R308 R307 33_4 33_4 DAC_IREF (DSW) R313 1K/F_4 (+3VS5) E10 BATLOW # / GPIO72 (+3VS5) A10 RI# SLP_LAN# / GPIO29 PCH_HSYNC_R PCH_VSYNC_R K14 N48 P49 T49 CRT_BLUE CRT_GREEN CRT_RED T39 M40 CRT_DDC_CLK CRT_DDC_DATA M47 M49 CRT_HSYNC CRT_VSYNC T43 T42 DAC_IREF CRT_IRTN AP43 AP45 SDVO_STALLN SDVO_STALLP AM42 AM40 SDVO_INTN SDVO_INTP AP39 AP40 SDVO_CTRLCLK SDVO_CTRLDATA SUS_STAT# [28] PCH_SUSCLK_L (+3VS5) C21 (+3VS5) [29] SUS_PWR_ACK W AKE# (+3V) [21] PCH_LA_DATAP0 [21] PCH_LA_DATAP1 [21] PCH_LA_DATAP2 SDVO_TVCLKINN SDVO_TVCLKINP Digital Display Interface DMI_TXN0 DMI_TXN1 DMI_TXN2 DMI_TXN3 FDI_RXN0 FDI_RXN1 FDI_RXN2 FDI_RXN3 FDI_RXN4 FDI_RXN5 FDI_RXN6 FDI_RXN7 AT49 AT47 AT40 DDPB_0N DDPB_0P DDPB_1N DDPB_1P DDPB_2N DDPB_2P DDPB_3N DDPB_3P AV42 AV40 AV45 AV46 AU48 AU47 AV47 AV49 SDVO_CLK [21] SDVO_DATA [21] HDMI_HPD_CON IN_D2# IN_D2 IN_D1# IN_D1 IN_D0# IN_D0 IN_CLK# IN_CLK [21] IN_D2# IN_D2 IN_D1# IN_D1 IN_D0# IN_D0 IN_CLK# IN_CLK [21] [21] [21] [21] [21] [21] [21] [21] P46 P42 DDPC_AUXN DDPC_AUXP DDPC_HPD AP47 AP49 AT38 DDPC_0N DDPC_0P DDPC_1N DDPC_1P DDPC_2N DDPC_2P DDPC_3N DDPC_3P AY47 AY49 AY43 AY45 BA47 BA48 BB47 BB49 DDPD_CTRLCLK DDPD_CTRLDATA D P38 M39 DDPB_AUXN DDPB_AUXP DDPB_HPD DDPC_CTRLCLK DDPC_CTRLDATA CRT [2] [2] [2] [2] +1.05V C DMI0RXP DMI1RXP DMI2RXP DMI3RXP FDI DMI_RXP0 DMI_RXP1 DMI_RXP2 DMI_RXP3 BE24 BC20 BJ18 BJ20 U4D DMI0RXN DMI1RXN DMI2RXN DMI3RXN DMI BC24 BE20 BG18 BG20 INT. HDMI [2] [2] [2] [2] D DMI_RXN0 DMI_RXN1 DMI_RXN2 DMI_RXN3 LVDS U4C [2] [2] [2] [2] Cougar Point (LVDS,DDI) C M43 M36 DDPD_AUXN DDPD_AUXP DDPD_HPD AT45 AT43 BH41 DDPD_0N DDPD_0P DDPD_1N DDPD_1P DDPD_2N DDPD_2P DDPD_3N DDPD_3P BB43 BB45 BF44 BE44 BF42 BE42 BJ42 BG42 CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) PM_SYNC [2] B SLP_LAN# [7,10,21,22,23,24,26,28,38] +5V [2,7,8,9,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V [7,8,9,10,27,28,29,31,34,35,38,39] +3VS5 [7,21,26,28,29,30,31] +3VPCU CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) [7,10,29] +3V_RTC [2,4,7,8,10,29,34,36] +1.05V PCH Pull-high/low(CLG) +3VS5 INT LVDS & CRT disable (DIS only remove) PM_RI# R197 PM_BATLOW# R147 8.2K_4 C410 *6.8P/50V_4 PCH_CRT_B PCIE_WAKE# R194 10K_4 C409 *6.8P/50V_4 PCH_CRT_G On Die DSW VR Enable SLP_LAN# R165 *10K_4 C408 *6.8P/50V_4 PCH_CRT_R SUS_PWR_ACK R116 10K_4 High = Enable (Default) Low = Disable AC_PRESENT_R R227 10K_4 10K_4 +3V_RTC R217 330K_4 DSWVREN R219 *330K_4 EMI(near PCH) +3V A CLKRUN# R156 8.2K_4 XDP_DBRST# R159 1K_4 R188 *1K_4 R234 10K_4 RSMRST# IMVP_PWRGD R158 *100K_4 EC_PWROK R241 100K_4 A PD Res place close to PCH PCH to Res routeing 50 ohm Impedance. Res to connector filter routeing 37.5ohm Impedance. R291 150/F_4 PCH_CRT_B R290 150/F_4 PCH_CRT_G R289 150/F_4 PCH_CRT_R 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 5 4 3 2 Rev 2A PCH 1/6 (DMI/FDI/VIDEO) Date: Wednesday, March 07, 2012 1 Sheet 6 of 42 4 3 2 Cougar Point (HDA,JTAG,SATA) G22 SRTCRST# SM_INTRUDER# K22 INTRUDER# [24] [24] SPKR C17 R240 PCH_DRQ#0 PCH_DRQ#1 V5 SERIRQ INTVRMEN N34 HDA_BCLK ACZ_SYNC L34 HDA_SYNC SPKR T10 SPKR ACZ_RST# K34 HDA_RST# E34 HDA_SDIN0 G34 HDA_SDIN1 C34 HDA_SDIN2 A34 +3VS5 E36 K36 (+3V) ACZ_BCLK ACZ_SDIN0 LDRQ0# LDRQ1# / GPIO23 SERIRQ SATA 6G PCH_INVRMEN FW H4 / LFRAME# LFRAME# [22,28,29] HDA_SDIN3 ACZ_SDOUT A36 HDA_SDO GPIO33 C36 HDA_DOCK_EN# / GPIO33 (+3V) 1K_4 (+3VS5) N32 AM10 AM8 AP11 AP10 SATA2RXN SATA2RXP SATA2TXN SATA2TXP AD7 AD5 AH5 AH4 SATA3RXN SATA3RXP SATA3TXN SATA3TXP AB8 AB10 AF3 AF1 SATA4RXN SATA4RXP SATA4TXN SATA4TXP Y7 Y5 AD3 AD1 Y3 Y1 AB3 AB1 TP22 PCH_JTAG_TCK_R J3 JTAG_TCK TP47 PCH_JTAG_TMS H7 JTAG_TMS SATAICOMPO Y11 TP48 PCH_JTAG_TDI_R K5 JTAG_TDI SATAICOMPI Y10 TP18 PCH_JTAG_TDO_R H1 JTAG_TDO [29] PCH_SPI_CS1# PCH_SPI_SI [29] PCH_SPI_SO PCH Strap Table Pin Name PCH_SPI_CLK PCH_SPI_CS0# T3 SPI_CLK Y14 SPI_CS0# PCH_SPI_CS1# T1 SPI_CS1# PCH_SPI_SI V4 SPI_MOSI PCH_SPI_SO U3 SPI_MISO JTAG SATA3RCOMPO AB12 SATA3COMPI AB13 SATA3RBIAS AH1 C448 GEN_XTAL25_OUT 15P/50V_4 R254 R206 *10K_4 8.2K_4 Y3 +3V SERIRQ 25MHZ +-10PPM SATALED# (+3V) SATA0GP / GPIO21 (+3V) SATA_RXN0 [23] SATA_RXP0 [23] SATA_TXN0 [23] SATA_TXP0 [23] SATA_RXN1 [23] SATA_RXP1 [23] SATA_TXN1 [23] SATA_TXP1 [23] 37.4/F_4 SATA1GP / GPIO19 SATA3_RBIAS R204 R247 C379 C312 *18P/50V_4 C309 *18P/50V_4 33_4 Y1 *32.768KHZ R283 33_4 ACZ_RST# [24] ACZ_SDOUT_AUDIO R238 33_4 ACZ_SDOUT R314 10K_4 R319 RTC_X1 *10P/50V_4 [24] ACZ_RST#_AUDIO R223 *10M_4 RTC_X2 3 ACZ_SYNC 33_4 1 C Q15 2N7002K 1M_4 RTC Circuitry(RTC) +3V_RTC R269 R173 +3V_RTC_0 1 2 20K/F_4 750/F_4 C393 1U/6.3V_4 P3 V14 SATA0GP P1 BBS_BIT0 R207 10K_4 +3V R200 10K_4 +3V R429 *0_6/S +3V_RTC_2 BAT_CONN +3V_RTC_0 R427 CN1 *1K_4 +3V_RTC_1 +3VPCU R278 20K/F_4 SRTC_RST# D13 *BAT54C 1 2 C396 1U/6.3V_4 C414 1U/6.3V_4 RTC Power trace width 20mils. RTC_RST# R267 *0_6 SRTC_RST# B Sampled Configuration Circuit U5 Placement TOP side ALWAYS Should be always pull-up PCH_INVRMEN R218 330K_4 HDA_DOCK_EN#/GPIO33 Flash Descriptor Security Only for Interposer PWROK 0 = Override 1 = Default (weak pull-up 20K) GPIO33 R237 *1K_4 GNT1# / GPIO51 Boot BIOS Selection 1 [bit-1] PWROK GNT1# GNT0# 1 0 1 0 Boot Location PWROK GNT2# / GPIO53 ESI strap (Server only) PWROK Should not be pull-down (weak pull-up 20K) NV_ALE Intel Anti-Theft HDD protection Only for Interposer PWROK 0 = Disable (Internal pull-down 20kohm) NV_CLE DMI Termination voltage PWROK weak pull-down 20kohm On-Die PLL VR Voltage Select RSMRST SPKR +3V R175 R311 R324 PWROK 0 = Override 1 = Default (weak pull-up 20K) Integrated Clock Chip Enable RSMRST# Should be pull-down (weak pull-up 20K) On-die PLL Voltage Regulator RSMRST# 0 = Disable 1 = Enable (Default) iTPM function Disable APWROK 0 = Default (weak pull-down 20K) 1 = Enable +3V PCI_GNT3# [8] R181 R288 BBS_BIT0 *1K_4 *1K_4 Size EON 2MB AKE38ZN0Q00 (EN25QH16-104HIP) AMIC 2MB AKE38ZN0802 (AMIC A25LQ16M-F/Q) PCH SPI ROM(CLG) DFHS08FS023 PCH_SPI_CS1# PCH_SPI_CS0# PCH_SPI_CLK PCH_SPI_SI PCH_SPI_SO ACZ_SDOUT [29] P/N Vender Socket +3V_RTC [Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1# R272 R271 R281 R303 R296 *0_4 0_4 0_4 0_4 0_4 BBS_BIT1 [8] +3V U5 PCH_SPI_CS0#_R PCH_SPI_CLK_R PCH_SPI_SI_R PCH_SPI_SO_R C426 22P/50V_4 1 6 5 2 CE# SCK SI SO HOLD# 8 7 3 W P# VSS 4 VDD 3.3K_4 C394 0.1U/10V_4 SPI Flash Socket +1.8V +1.8V R172 +3VS5 [29] R171 *1K_4 2.2K_4 R199 R304 1K_4 R196 *1K_4 R157 *1K_4 R203 1K_4 +3V [8] ACZ_SYNC ICC_EN# R239 *1K_4 R297 3.3K_4 [10,21,22,23,24,26,28,38] +5V [6,8,9,10,27,28,29,31,34,35,38,39] +3VS5 [21,26,28,29,30,31] +3VPCU [2,6,8,9,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V NV_CLE [8] H_SNB_IVB# [2] ACZ_SDOUT ACZ_SDOUT PCH_SPI_SI NV_ALE 1K_4 3 A [6,10,29] +3V_RTC [4,10,35] +1.8V [2,4,6,8,10,29,34,36] +1.05V +3VS5 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF [9] PLL_ODVR_EN [9] 1% +3V Size Custom Document Number 2 Rev 2A PCH 2/6 (SATA/HDA/SPI) Date: Wednesday, March 07, 2012 4 R273 USE GPIO PIN 0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V Flash Descriptor Security *1K_4 *1K_4 10K_4 SPI LPC Boot BIOS Selection 0 [bit-0] 5 D SLG3NB274 HDA Bus(CLG)ACZ_BCLK [24] BIT_CLK_AUDIO 49.9/F_4 Integrated 1.05V VRM enable SPI_MOSI C453 2.2U/6.3V_6 +3V_RTC_0 330_4 22U/6.3VS_8 R361 C476 RTC_RST# SATA3_COMP INTVRMEN GPIO28 7 13 4 17 30mils 0 = "top-block swap" mode 1 = Default (weak pull-up 20K) Different from Calpella +3V_RTC *BAT_CONN CN2 PWROK GPIO8 VDD_RTC_OUT VDDIO_25M_A VDDIO_25M_B GND VDDIO_27/NC GND GND XTAL_IN GND XTAL_OUT 14 +1.05V Top-Block Swap Override HDA_SYNC 0.1U/10V_4 15 2 10 RTC Clock 32.768KHz R320 GNT3# / GPIO55 HDA_SDO ODD (SATA2,3Gb/s) C459 +V3.3A VDD VBAT 32Khz 25M_A 25M_B 27Mhz/NC HDD0 (SATA3 6.0Gb/s) [24] ACZ_SYNC_AUDIO R205 16 1 sϮ͘͘͘ĞůĞƚĞhϴWŝŶϭϭнϯsͺs'WƵůůŚŝŐŚ͕ϰϲϴ +5V 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode Different from Calpella GEN_XTAL25_IN GEN_XTAL25_OUT 15P/50V_4 DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality. SATA_COMP 8 3 11 0.1U/10V_4 GEN_XTAL25_IN sϮ͘͘͘ŚĂŶŐĞ^dWŽƌƚĨŽƌ,DϳϬ PWROK GPIO19 C472 CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) Strap description Different from Calpella C449 [28,29] No reboot mode setting SPKR +3VLANVCC +1.05V +3V 9 6 5 12 sϮ͘͘͘ĞůĞƚĞhϴWŝŶϭϮEd><ͺϮϳDͺs'ͺϮ͕Zϯϰϭ͕ C480 0.1U/10V_4 SATA_LED# [28] SPI [29] PCH_SPI_CLK A SATA1RXN SATA1RXP SATA1TXN SATA1TXP SATA5RXN SATA5RXP SATA5TXN SATA5TXP [29] PCH_SPI_CS0# B AM3 AM1 AP7 AP5 HDA_DOCK_RST# / GPIO13 C [29] SATA0RXN SATA0RXP SATA0TXN SATA0TXP TP29 DV2...C448,C449 Change to 15p R356 R354 2 1 SRTC_RST# D36 U8 CLKGEN_RTC_X1 33_4 25M_A 25M_B 0_4 2 RTCRST# [22,28,29] [22,28,29] [22,28,29] [22,28,29] 2 1 RTCX2 D20 LAD0 LAD1 LAD2 LAD3 3 4 C20 RTC_RST# C38 A38 B37 C37 LPC RTC_X2 LAD0 LAD1 LAD2 LAD3 FW H0 / FW H1 / FW H2 / FW H3 / SATA 1M_4 RTCX1 RTC R231 +3V_RTC A20 +3VLANVCC +3VPCU Footprint Apply C478 IHDA D R221 0_4 RTC_X1 1 RTC Clock 32.768KHz Green CLK Circuitry *10P/50V_4 PCH_XTAL25_IN PV...Change C478 net to PCH_XTAL25_IN PV...Add C851 for EMI C851 10P/50V_4 LAN_XTAL25_A [25] LAN_XTAL25_IN [8] PCH_XTAL25_IN U4A CLKGEN_RTC_X1 PV...Change C479 net to LAN_XTAL25_A 47P/50V_4 LAN_XTAL25_A C479 3 4 5 1 Sheet 7 of 42 5 4 PCI/USBOC# Pull-up(CLG) 3 2 Cougar Point-M (PCI,USB,NVRAM) 1 Cougar Point-M (PCI-E,SMBUS,CLK) +3V 10K_10P8R_6 MPC Switch Control B21 M20 AY16 BG46 Low = MPC ON High = MPC OFF (Default) MPC_PWR_CTRL# MPC_PWR_CTRL# R263 BE28 BC30 BE32 BJ32 BC28 BE30 BF32 BG32 AV26 BB26 AU28 AY30 AU26 AY26 AV28 AW30 [26] USB30_TX3[26] USB30_TX4[26] USB30_TX3+ [26] USB30_TX4+ sϮ͘͘͘ŚĂŶŐĞh^ϯ͘ϬWŽƌƚĨŽƌ,DϳϬ [22] BT_COMBO_EN# [9] BOARD_ID6 [9] BOARD_ID7 [7] BBS_BIT1 [7] PCI_GNT3# [21] LCD_BK [26] NV_RCOMP NV_RB# [26] USB30_RX3+ [26] USB30_RX4+ h^ϯ͘Ϭ NV_ALE NV_CLE *1K_4 [26] USB30_RX3[26] USB30_RX4- C TP21 TP22 TP23 TP24 PCI_PIRQA# PCI_PIRQB# PCI_PIRQC# PCI_PIRQD# K40 K38 H38 G38 BT_COMBO_EN# C46 C44 E40 BBS_BIT1 D47 E42 F46 PCI_GNT3# MPC_PWR_CTRL# LCD_BK PCH_GPIO4 G42 G40 C42 D44 INTH# TP25 TP26 TP27 TP28 TP29 TP30 TP31 TP32 TP33 TP34 TP35 TP36 TP37 TP38 TP39 TP40 PIRQA# PIRQB# PIRQC# PIRQD# NV_RE#_WRB0 NV_RE#_WRB1 NV_WE#_CK0 NV_WE#_CK1 USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P USBP8N USBP8P USBP9N USBP9P USBP10N USBP10P USBP11N USBP11P USBP12N USBP12P USBP13N USBP13P REQ1# / GPIO50 REQ2# / GPIO52 REQ3# / GPIO54 (+3V) (+3V) (+3V) GNT1# / GPIO51 GNT2# / GPIO53 GNT3# / GPIO55 (+3V) (+3V) (+3V) PIRQE# / GPIO2 PIRQF# / GPIO3 PIRQG# / GPIO4 PIRQH# / GPIO5 (+3V) (+3V) (+3V) (+3V) USBRBIAS# MV EMI add CAP near PCI Clock PCI_PME# TP52 B [2,14,22,23,25,28,29] C406 [28] CLK_PCI_TPM C434 R146 *33P/50V_4 R287 100K_4 22_4 CLK_PCI_TPM_R CLK_PCI_CARD_R H49 H43 J48 K42 H40 *33P/50V_4 [22] CLK_33M_DEBUG [29] CLK_33M_KBC R312 R286 22_4 22_4 CLK_PCI_FB R285 22_4 C404 C435 C405 K10 C6 PLTRST# *33P/50V_4 *33P/50V_4 *33P/50V_4 USBRBIAS AV5 AY1 ĂƌĚƌĞĂĚĞƌ [25] [25] [25] [25] PCIE_RXN2_LAN PCIE_RXP2_LAN PCIE_TXN2_LAN PCIE_TXP2_LAN C374 C375 0.1U/10V_4 0.1U/10V_4 PCIE_TXN2_LAN_C PCIE_TXP2_LAN_C BE34 BF34 BB32 AY32 [23] [23] [23] [23] PCIE_RXN3_CR PCIE_RXP3_CR PCIE_TXN3_CR PCIE_TXP3_CR C377 C380 0.1U/10V_4 0.1U/10V_4 PCIE_TXN3_CR_C PCIE_TXP3_CR_C BG36 BJ36 AV34 AU34 BF36 BE36 AY34 BB34 BG37 BH37 AY36 BB36 NV_ALE NV_CLE NV_ALE NV_CLE [7] [7] BJ38 BG38 AU36 AV36 AV10 AT8 BG40 BJ40 AY40 BB40 AY5 BA2 AT12 BF3 C24 A24 C25 B25 C26 A26 K28 H28 E28 D28 C28 A28 C29 B29 N28 M28 L30 K30 G30 E30 C30 A30 L32 K32 G32 E32 C32 A32 C33 USBP2USBP2+ USBP3USBP3+ USBP5USBP5+ [26] [26] [26] [26] [21] [21] BE38 BC38 AW38 AY38 Left USB (+3VS5) (+3VS5) (+3VS5) (+3VS5) (+3VS5) (+3VS5) (+3VS5) (+3VS5) PLTRST# CLKOUT_PCI0 CLKOUT_PCI1 CLKOUT_PCI2 CLKOUT_PCI3 CLKOUT_PCI4 OC0# / GPIO59 OC1# / GPIO40 OC2# / GPIO41 OC3# / GPIO42 OC4# / GPIO43 OC5# / GPIO9 OC6# / GPIO10 OC7# / GPIO14 Left USB [22] CLK_PCIE_WLANN [22] CLK_PCIE_WLANP Y40 Y39 [22] PCIE_CLKREQ_WLAN# J2 WLAN Webcam sϮ͘͘͘ŚĂŶŐĞh^Ϯ͘ϬWŽƌƚĨŽƌ,DϳϬ AB49 AB47 [25] CLK_PCIE_LANN [25] CLK_PCIE_LANP M1 [25] PCIE_CLKREQ_LAN# USBP8USBP8+ USBP9USBP9+ USBP10USBP10+ USBP0USBP0+ USBP11USBP11+ [28] [28] [26] [26] [22] [22] [26] [26] [28] [28] Blue tooth V10 [23] PCIE_CLKREQ_CR# Right_USB ĂƌĚƌĞĚĞƌ MinPCIE-USB-H CLK_PCIE_REQ3# A8 Fingerprint Y43 Y45 USB_BIAS CLK_PCIE_REQ4# R230 22.6/F_4 4 B33 L12 V45 V46 USB_OC0# USB_OC1# USB_OC2# USB_OC3# USB_OC4# USB_OC5# USB_OC6# USB_OC7# [9] L14 BOARD_ID0 CLK_PEGB_REQ# E6 2 [13,17,26,28,29] 1 MBDATA2 SMB_ME1_CLK 2.2K_4 R184 2.2K_4 [9] PCIE_CLKREQ_WLAN# CLK_PCIE_REQ3# CLK_PCIE_REQ4# CLK_PEGB_REQ# CLK_PEGA_REQ# +3VS5 R187 R202 6 A BOARD_ID2 T13 CLK_PEGA_REQ# CLK_BUF_BCLK_N CLK_BUF_BCLK_P CLK_BUF_PCIE_3GPLL# CLK_BUF_PCIE_3GPLL CLK_BUF_DREFCLK# CLK_BUF_DREFCLK CLK_BUF_DREFSSCLK# CLK_BUF_DREFSSCLK CLK_PCH_14M Q10 5 4 R148 +3V 3 SMB_PCH_DAT 4.7K_4 2 R109 4.7K_4 1 [12,13] SMB_RUN_CLK K12 +3V 6 SMB_PCH_CLK Rb R134 R236 R242 R224 R222 R232 R233 R149 R150 R274 AK14 AK13 TP23 TP21 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 *10K_4 CLK_PCH_ITPN CLK_PCH_ITPP SML1ALERT# / PCHHOT# / GPIO74 (+3VS5) (+3VS5) SML1DATA / GPIO75 PERN7 PERP7 PETN7 PETP7 PERN8 PERP8 PETN8 PETP8 CL_CLK1 CLKOUT_PCIE0N CLKOUT_PCIE0P CL_DATA1 CL_RST1# CLKOUT_PEG_A_N CLKOUT_PEG_A_P DRAMRST_CNTRL_PCH C8 SMB_ME0_CLK G12 SMB_ME0_DAT C13 SML1ALERT#_R E14 SMB_ME1_CLK M16 SMB_ME1_DAT TP24 M7 CL_CLK_R TP49 T11 CL_DAT_R TP26 P10 CL_RST#_R TP50 M10 CLK_PEGA_REQ# R141 *0_4 4 VGA_CLK_REQ# [16] C AB37 AB38 CLK_PCIE_VGA# [14] CLK_PCIE_VGA [14] CLKOUT_DMI_N CLKOUT_DMI_P CLKOUT_PCIE1N CLKOUT_PCIE1P CLOCKS AV22 AU22 CLK_CPU_BCLKN CLK_CPU_BCLKP PCIECLKRQ1# / GPIO18 CLKOUT_DP_N CLKOUT_DP_P AM12 AM13 TP19 TP17 CLKOUT_PCIE2N CLKOUT_PCIE2P GPU CLKIN_DMI_N CLKIN_DMI_P BF18 BE18 CLK_BUF_PCIE_3GPLL# CLK_BUF_PCIE_3GPLL BJ30 BG30 CLK_BUF_BCLK_N CLK_BUF_BCLK_P G24 E24 CLK_BUF_DREFCLK# CLK_BUF_DREFCLK AK7 AK5 CLK_BUF_DREFSSCLK# CLK_BUF_DREFSSCLK [2] [2] PCIECLKRQ2# / GPIO20 CLKIN_GND1_N CLKIN_GND1_P CLKOUT_PCIE3N CLKOUT_PCIE3P PCIECLKRQ3# / GPIO25 CLKIN_DOT_96N CLKIN_DOT_96P CLKOUT_PCIE4N CLKOUT_PCIE4P CLKIN_SATA_N CLKIN_SATA_P *27P/50V_4 PCIECLKRQ4# / GPIO26 K45 REFCLK14IN CLK_PCH_14M R277 *1M_4 XTAL25_IN XTAL25_OUT CLKOUT_PCIE5N CLKOUT_PCIE5P H45 CLK_PCI_FB CLKIN_PCILOOPBACK C424 CLKOUT_PEG_B_N CLKOUT_PEG_B_P Y2 *25MHZ *27P/50V_4 PCIECLKRQ5# / GPIO44 XTAL25_IN XTAL25_OUT V47 V49 XTAL25_IN XTAL25_OUT R294 R276 *0_4 0_4 C425 B PCH_XTAL25_IN [7] PEG_B_CLKRQ# / GPIO56 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 CLKOUT_PCIE6N CLKOUT_PCIE6P XCLK_RCOMP PCIECLKRQ6# / GPIO45 CLKOUT_PCIE7N CLKOUT_PCIE7P PCIECLKRQ7# / GPIO46 (+3VS5) CLKOUT_ITPXDP_N CLKOUT_ITPXDP_P CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint 1K_4 DRAMRST_CNTRL_PCH R127 R140 R162 R193 R126 R167 10K_4 2.2K_4 2.2K_4 2.2K_4 2.2K_4 10K_4 SMBALERT# SMB_PCH_CLK SMB_PCH_DAT SMB_ME0_CLK SMB_ME0_DAT SML1ALERT#_R XCLK_RCOMP K43 CLK_FLEX0 F47 CLK_FLEX1 (+3V) (+3VS5) R166 Y47 CLKOUTFLEX0 / GPIO64 (+3V) CLKOUTFLEX1 / GPIO65 (+3V) H47 CLK_FLEX2 CLKOUTFLEX2 / GPIO66 (+3V) K49 CLKOUTFLEX3 / GPIO67 CLK_FLEX3 R334 90.9/F_4 +1.05V TP34 TP35 TP36 TP37 AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) PEG Clock detect (reserve) DGPU_PWROK [9,29,39,40] 1 3 CLK_PEGA_REQ# A Q8 *2N7002 Remove for UMA only. [2,6,7,9,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] [6,7,9,10,27,28,29,31,34,35,38,39] +3V +3VS5 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 3 2 Rev 2A PCH 3/6 (PCIE/USB/CLK) Date: Wednesday, March 07, 2012 5 [2,12,13] D DRAMRST_CNTRL_PCH PCIECLKRQ0# / GPIO73 CLOCK TERMINATION for FCIM 2N7002DW A12 (+3VS5) SMBus/Pull-up(CLG) +3VS5 +3V 2N7002DW [12,13] SMB_RUN_DAT R190 R161 R164 R145 R133 Ra Muxless : Rb ; UMA : Ra SMB_ME1_DAT PERN6 PERP6 PETN6 PETP6 SMB_PCH_DAT (+3VS5) SML1CLK / GPIO58 PERN5 PERP5 PETN5 PETP5 SMB_PCH_CLK (+3VS5) V40 V42 [22] INT_BT_COMBO_EN# +3VS5 R183 SML0DATA PERN4 PERP4 PETN4 PETP4 H14 C9 (+3VS5) AB42 AB40 PCIE_CLKREQ_LAN# PCIE_CLKREQ_CR# 3 SML0CLK (+3VS5) 5 MBCLK2 SML0ALERT# / GPIO60 (+3VS5) Q11 [13,17,26,28,29] PERN3 PERP3 PETN3 PETP3 E12 (+3VS5) (+3V) Y37 Y36 Right_USB CLK_REQ/Strap Pin(CLG) +3V SMBDATA (+3V) AA48 AA47 [23] CLK_PCIE_CRN [23] CLK_PCIE_CRP V38 V37 SMBus/Pull-up(CLG) PERN2 PERP2 PETN2 PETP2 (+3VS5) LAN CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) CLK_PCI_FB_R CLK_PCI_LPC_R CLK_PCI_EC_R SMBCLK PEG_A_CLKRQ# / GPIO47 PME# A14 K20 B17 C16 L16 A16 D14 C14 SMBALERT# / GPIO11 2 USB_OC0# USB_OC7# USB_OC5# USB_OC6# 1 2 3 4 5 PCIE_TXN1_C PCIE_TXP1_C SMBALERT# 1 R209 10 9 8 7 6 LAN 0.1U/10V_4 0.1U/10V_4 (+3VS5) PERN1 PERP1 PETN1 PETP1 Link +3VS5 USB_OC4# USB_OC1# USB_OC3# USB_OC2# AU2 AT4 AT3 AT1 AY3 AT5 AV3 AV1 BB1 BA3 BB5 BB3 BB7 BE8 BD4 BF6 C384 C386 BG34 BJ34 AV32 AU32 2 10K_10P8R_6 NV_DQ0 / NV_IO0 NV_DQ1 / NV_IO1 NV_DQ2 / NV_IO2 NV_DQ3 / NV_IO3 NV_DQ4 / NV_IO4 NV_DQ5 / NV_IO5 NV_DQ6 / NV_IO6 NV_DQ7 / NV_IO7 NV_DQ8 / NV_IO8 NV_DQ9 / NV_IO9 NV_DQ10 / NV_IO10 NV_DQ11 / NV_IO11 NV_DQ12 / NV_IO12 NV_DQ13 / NV_IO13 NV_DQ14 / NV_IO14 NV_DQ15 / NV_IO15 WLAN AT10 BC8 PCIE_RXN1 PCIE_RXP1 PCIE_TXN1 PCIE_TXP1 SMBUS LCD_BK BT_COMBO_EN# INTH# USB D PCH_GPIO4 1 2 3 4 5 [22] [22] [22] [22] Controller 10 9 8 7 6 MPC_PWR_CTRL# NV_DQS0 NV_DQS1 AY7 AV7 AU3 BG4 FLEX CLOCKS R275 TP1 TP2 TP3 TP4 TP5 TP6 TP7 TP8 TP9 TP10 TP11 TP12 TP13 TP14 TP15 TP16 TP17 TP18 TP19 TP20 NVRAM BG26 BJ26 BH25 BJ16 BG16 AH38 AH37 AK43 AK45 C18 N30 H3 AH12 AM4 AM5 Y13 K24 L24 AB46 AB45 +3V U4B NV_CE#0 NV_CE#1 NV_CE#2 NV_CE#3 RSVD 8.2K_4 8.2K_4 8.2K_4 8.2K_4 PCI R310 R323 R284 R257 PCI-E* U4E PCI_PIRQA# PCI_PIRQB# PCI_PIRQC# PCI_PIRQD# 1 Sheet 8 of 42 5 4 3 2 ʹΠΦΘΒΣ͑ΠΚΟΥ͙͑ͺ͝·΄΄ΐͿʹ΅ͷ͝΄·͵͚ RF_PWR_OFF# 1 [22] U4F 100_4 BMBUSY# / GPIO0 SIO_EXT_SMI# A42 TACH1 / GPIO1 [29] SIO_EXT_SCI# SIO_EXT_SCI# H36 TACH2 / GPIO6 BT_OFF# E38 TACH3 / GPIO7 ICC_EN# C10 GPIO8 D [7] BT_OFF# ICC_EN# [22] RF_OFF# C270 0.1U/10V_4 R270 DGPU_PWROK *0_4/S [14] DGPU_HOLD_RST# R151 [39,40] DGPU_PWR_EN C *0_4/S (+3V) TACH6 / GPIO70 (+3V) (+3V) TACH7 / GPIO71 (+3V) G2 GPIO15 ODD_PRSNT#_R U2 SATA4GP / GPIO16 DGPU_PWROK_R D40 PLL_ODVR_EN_R B41 BOARD_ID5 C41 DGPU_OPT_DIS# A40 BOARD_ID1 A20GATE (+3VS5) (+3V) TACH0 / GPIO17 (+3V) SCLOCK / GPIO22 (+3V) GPIO24 / MEM_LED PECI RCIN# P4 E16 GPIO27 P8 GPIO28 AY11 THRMTRIP# AY10 INIT3_3V# T14 NC_1 AH8 NC_2 AK11 NC_3 AH10 NC_4 AK10 NC_5 P37 STP_PCI# / GPIO34 K4 GPIO35 DGPU_PWR_EN_R V8 SATA2GP / GPIO36 FDI_OVRVLTG M5 SATA3GP / GPIO37 MFG_MODE N2 SLOAD / GPIO38 DGPU_PRSNT# M3 SDATAOUT0 / GPIO39 TEST_SET_UP V13 SDATAOUT1 / GPIO48 (+3V) (+3V) (+3V) (+3V) (+3V) (+3V) VSS_NCTF_15 BG2 VSS_NCTF_16 BG48 VSS_NCTF_17 BH3 (+3V) SATA5GP V3 SATA5GP / GPIO49 SV_DET D6 GPIO57 (+3V) VSS_NCTF_18 BH47 A4 VSS_NCTF_1 VSS_NCTF_19 BJ4 A44 VSS_NCTF_2 VSS_NCTF_20 BJ44 VSS_NCTF_21 BJ45 VSS_NCTF_22 BJ46 GPIO24 A46 VSS_NCTF_4 DGPU_PWR_EN GPIO36 A5 VSS_NCTF_5 VSS_NCTF_23 BJ5 A6 VSS_NCTF_6 VSS_NCTF_24 BJ6 B NCTF DGPU_HOLD_RST# Low R198 390_4 MFG-TEST PM_THRMTRIP# [2,29] GPIO Pull-up/Pull-down(CLG) +3V R182 10K_4 R185 *0_4 SGPIO B3 VSS_NCTF_7 VSS_NCTF_25 C2 VSS_NCTF_8 VSS_NCTF_26 C48 BD1 VSS_NCTF_9 VSS_NCTF_27 D1 BD49 VSS_NCTF_10 VSS_NCTF_28 D49 BE1 VSS_NCTF_11 VSS_NCTF_29 E1 BE49 VSS_NCTF_12 VSS_NCTF_30 E49 BF1 VSS_NCTF_13 VSS_NCTF_31 F1 BF49 VSS_NCTF_14 VSS_NCTF_32 F49 R169 10K_4 SIO_EXT_SCI# SIO_EXT_SMI# BT_OFF# EC_A20GATE EC_RCIN# SATA5GP R265 R253 R266 R208 R155 R179 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 ODD_PRSNT#_R DGPU_PWROK R180 R295 +3V S_GPIO R178 R177 10K_4 *0_4 C Select VGA Ra UMA Rb DGPU_PWROK GPIO27 10K_4 10K_4 Ra Rb R279 R115 *10K_4 10K_4 +3VS5 +3V RF_OFF# R191 1K_4 R154 B47 LAN_DISABLE#_R +3V DG rev0.9 suggest to TS_VSS connect to GND. VSS_NCTF_3 Always High H_PWRGOOD [2] PCH_THRMTRIP# +3VS5 A45 Always High EC_RCIN# [29] MFG_MODE (+3VS5) GPIO17 DGPU_PWR_EN EC_RCIN# (DSW) K1 UMA EC_A20GATE [29] P5 DGPU_PWROK Dis +3V AU16 PROCPW RGD (+3VS5) Muxless *10K_4 (+3VS5) BOARD_ID4 GPIO36 POWER output control R244 D (+3VS5) BOARD_ID3 Muxless POWER control pin GPIO68 (+3VS5) RF_OFF# T5 C40 (+3V) LAN_PHY_PW R_CTRL / GPIO12 *0_4/S DGPU_HOLD_RST#_R E8 *0_4/S TACH5 / GPIO69 (+3V) C4 GPIO27 R186 [7] PLL_ODVR_EN (+3V) LAN_DISABLE#_R BIOS_REC R125 TACH4 / GPIO68 (+3V) [29] SIO_EXT_SMI# [28] [8,29,39,40] T7 CPU/MISC R176 GPIO S_GPIO Intel ME Crypto Transport Layer Security (TLS) cipher suite BIOS_REC *0_4 BIOS RECOVERY R153 10K_4 High = Disable (Default) Low = Enable Low = Disable (Default) High = Enable +3V R201 *0_4 TEST_SET_UP R174 +3V 10K_4 R192 100K_4 SV_DET R170 SV_SET_UP TEST DETECT High = Strong (Default) Low = Default B *10K_4 CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) [8] [8] Chief River BOARD ID SETTING A %2$5'B,' %2$5'B,' %2$5'B,' %2$5'B,' %2$5'B,' %2$5'B,' '*38B35617 '*38B237B',6 *3,2 *3,2 *3,2 *3,2 *3,2 *3,2 *3,2 *3,2 02'(/%,7 02'(/%,7 02'(/%,7 02'(/%,7 5HVHUYHDQGSXOOORZ 5HVHUYHDQGSXOOORZ 9*$ 80$ 0X[OHVV 'LVRQO\ R129 Board ID [3:0] Model Name 0100 LG3 0101 LG5 BOARD_ID0 BOARD_ID2 BOARD_ID0 BOARD_ID2 R246 R195 R189 R143 RD0 RD1 RD2 RD3 RD4 [8] [8] BOARD_ID6 BOARD_ID7 *10K_4 BOARD_ID0 R128 10K_4 BOARD_ID1 R243 *10K_4 BOARD_ID2 R163 10K_4 BOARD_ID3 R160 10K_4 BOARD_ID4 R144 10K_4 BOARD_ID5 R249 *10K_4 BOARD_ID6 R260 *10K_4 BOARD_ID7 R259 RU0 RU1 RU2 RU3 RU4 BOARD_ID6 BOARD_ID7 10K_4 +3VS5 *10K_4 +3V 10K_4 +3VS5 *10K_4 +3V Only Reserve DGPU_PWR_EN_R R152 +3V +3V *200K/F_4 R142 100K_4 FDI_OVRVLTG R122 *10K_4 A R248 R264 R258 R120 R251 RD5 RD6 RD7 Rb Rd *10K_4 DGPU_PRSNT# RU5 RU6 RU7 R121 10K/F_4 DGPU_OPT_DIS# R252 Ra Rc *10K_4 [2,6,7,8,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] [6,7,8,10,27,28,29,31,34,35,38,39] 4 10K_4 10K/F_4 1% *10K/F_4 3 +3V +3VS5 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 10K_4 Size Custom Document Number 2 Rev 2A PCH 4/6 (GPIO/MISC) Date: Wednesday, March 07, 2012 5 *1K_4 1 Sheet 9 of 42 5 4 3 2 1 Cougar Point-M (POWER) U4J C298 1U/6.3V_4 C366 1U/6.3V_4 VCCASW [1] AA21 VCCASW [2] AA24 VCCASW [3] AA26 VCCASW [4] AA27 VCCASW [5] C AA31 C329 22U/6.3VS_8 C328 22U/6.3VS_8 C301 22U/6.3VS_8 C302 22U/6.3VS_8 VCCASW [8] VCCASW [9] B VCCASW [11] AD29 VCCASW [12] AD31 VCCASW [13] W 21 VCCASW [14] W 23 VCCASW [15] W 24 VCCASW [16] W 26 VCCASW [17] W 29 VCCASW [18] W 31 VCCASW [19] +VCCRTCEXT N16 C279 0.1U/10V_4 0.1U/10V_4 C262 Y49 160mA (20mils) +1.05V_VCCA_A_DPL BD47 65mA (10mils) +1.05V_VCCA_B_DPL C354 1U/6.3V_4 +1.05V +1.05V C339 1U/6.3V_4 C338 1U/6.3V_4 C277 0.1U/10V_4 V16 T17 V19 C265 0.1U/10V_4 A22 +3V_RTC A VCCRTC<1mA (10mils) C344 1U/6.3V_4 C345 0.1U/10V_4 USB VCCSUS3_3[10] V24 VCCSUS3_3[6] P24 VCCIO[34] T26 V5REF_SUS M26 DCPSUS[4] AN23 VCCSUS3_3[1] AN24 V5REF P34 VCCSUS3_3[2] N20 VCCSUS3_3[3] N22 VCCSUS3_3[4] P20 VCCSUS3_3[5] P22 +3V C326 0.1U/10V_4 +1.05V +VCCA_USBSUS VCC3_3[8] W 16 +3VS5 VCC3_3[4] T34 AF13 VCCIO[12] AH13 VCCIO[13] AH14 VCCIO[6] AF14 VCCAPLLSATA C362 10U/6.3VS_6 +3V +3V C257 0.1U/10V_4 +3V_SUS_CLKF33 R316 0_6 +3V_SUS_CLKF33_R BJ22 C364 1U/6.3V_4 C290 1U/6.3V_4 +3V C357 0.1U/10V_4 C295 1U/6.3V_4 +1.5V_CPU VCCIO[3] AC17 VCCIO[4] AD17 AN16 VCCIO[15] AN17 VCCIO[16] C258 0.1U/10V_4 VCC5REFSUS=1mA +1.05V V21 VCCASW [21] T19 VCCSUSHDA P32 VCCIO[18] AN27 VCCIO[19] AP21 VCCIO[20] AP23 VCCIO[21] AP24 VCCIO[22] AP26 VCCIO[23] AT24 VCCIO[24] AN33 VCCIO[25] AN34 VCCIO[26] BH29 VCC3_3[3] AP16 VCCVRM[2] +1.05V_VCCAPLL_FDI BG6 VccAFDIPLL AP17 +1.05V AU20 R328 D5 C467 1U/6.3V_4 V5REF= 1mA +1.05V VCCASW [23] VCCIO[17] AN26 +1.05V +5V_PCH_VCC5REF 10_4 RB500V-40 +5V +3V VCCIO[27] D2 C278 0.1U/10V_4 1U/6.3V_4 C399 10U/6.3VS_6 C343 0.01U/25V_4 CRT AM37 VCCTX_LVDS[2] AM38 VCCTX_LVDS[3] AP36 C412 22U/6.3VS_8 VCCTX_LVDS[4] AP37 C416 0.01U/25V_4 C417 0.01U/25V_4 +VCC_TX_LVDS +3V C VCC3_3[6] V33 VCC3_3[7] V34 C395 0.1U/10V_4 +1.5V_CPU VCCVRM[3] AT16 VCCDMI[1] AT20 VCCCLKDMI AB36 C259 42mA (10mils) +1.05V C271 1U/6.3V_4 C319 1U/6.3V_4 VCCPNAND[1] AG16 VCCPNAND[2] AG17 VCCPNAND[3] AJ16 VCCPNAND[4] AJ17 +5VS5 RB500V-40 +3VS5 4 C361 *10U/6.3VS_6 +1.8V 190 mA (15mils) B C260 0.1U/10V_4 +3V 20mA (10mils) V1 VCCDMI[2] C263 1U/6.3V_4 +5V +1.05V_VCCA_A_DPL C398 Vout 4 NC 2 GND 65mA (10mils) L25 10uH/100MA_8 1U/6.3V_4 Vin 1 EN 3 C451 1U/6.3V_4 G9191-330T1U U7 8mA (10mils) +1.05V_VCCA_B_DPL [2,4,22] +1.5V_CPU [4,7,35] +1.8V [2,4,12,13,27,32,39] +1.5VSUS +1.05V_VTT [2,4,6,7,8,29,34,36] +1.05V [7,21,22,23,24,26,28,38] +5V [26,27,31,32,33,34,35,36,37,38,39,40] +5VS5 [6,7,8,9,27,28,29,31,34,35,38,39] +3VS5 [6,7,29] +3V_RTC [2,6,7,8,9,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V 3 +1.05V 0.1U/10V_4 +VCCA_DAC_1_2 5 10_4 +1.8V L23 0.1uH/250mA_8 C397 1U/6.3V_4 UMA & Muxless Only, If have power noise issue A then stuff it. 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 2 Rev 2A PCH 5/6 (POWER) Date: Wednesday, March 07, 2012 5 D +3V VCCTX_LVDS[1] C347 *1U/6.3V_4 L26 10uH/100mA_8 0.01U/25V_4 AK37 CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) L24 10uH/100MA_8 +3VS5 C348 0.1U/10V_4 C415 R213 0.1U/10V_4 C403 VSSALVDS VCCSPI +1.05V +5V_PCH_VCC5REFSUS 10mA (10mils) 10U/6.3VS_6 C413 AK36 Muxless : Ra UMA : Ra DIS : Rb 0.1U/10V_4 TP20 C266 1U/6.3V_4 T21 AN21 4.7U/6.3V_6 +1.5V_CPU 1.01A (60mils) VCCASW [22] C256 C423 VCCALVDS VCCAPLLEXP (Mobile 1.5V) +1.05V AK1 AC16 U47 *FCI1608F-1R5K /25mA_6 1mA (10mils) 160mA (15mils) AF11 VCCIO[2] C322 1U/6.3V_4 +3V 20mA (10mils) *0_6 C365 1U/6.3V_4 +3VS5 C407 DCPSUS[1] DCPSUS[2] R317 +1.05V_VCCAPLL_EXP +1.05V AJ2 VCCIO[5] VSSADAC +5V_PCH_VCC5REF 266mA (20mils) DCPSST VCCRTC VCCIO[28] *1U/6.3V_4 C325 1U/6.3V_4 AA16 U48 60mA (10mils) AN19 C368 VCCADAC +1.05V +5V_PCH_VCC5REFSUS 119mA (15mils) VCC3_3[1] VCCSSC V_PROC_IO C340 1U/6.3V_4 VCCCORE[1] VCCCORE[2] VCCCORE[3] VCCCORE[4] VCCCORE[5] VCCCORE[6] VCCCORE[7] VCCCORE[8] VCCCORE[9] VCCCORE[10] VCCCORE[11] VCCCORE[12] VCCCORE[13] VCCCORE[14] VCCCORE[15] VCCCORE[16] VCCCORE[17] 2.925 A (140mils) CougarPoint_Rev_0p7 fcbga989-intel-cougarpoint AJ0QPRG0T09 IC CTRL(989P)COUGARPOINT QMVY (FCBGA) C346 0.1U/10V_4 C267 10U/6.3VS_6 TP28 VCCVRM[1] CPU C337 0.1U/10V_4 V23 C327 0.1U/10V_4 C428 0.1U/10V_4 RTC BJ8 C268 4.7U/6.3V_6 VCCSUS3_3[9] VCC3_3[2] +1.05V V_PROC_IO=1mA (10mils) T24 C261 0.1U/10V_4 VCCADPLLA VCCIO[7] VCCDIFFCLKN[1] VCCDIFFCLKN[2] VCCDIFFCLKN[3] +VCCSST T23 VCCSUS3_3[8] VCCVRM[4] VCCADPLLB 95mA (10mils) +3VS5 AA23 AC23 AD21 AD23 AF21 AF23 AG21 AG23 AG24 AG26 AG27 AG29 AJ23 AJ26 AJ27 AJ29 AJ31 C321 1U/6.3V_4 119mA (20mils) VCCSUS3_3[7] DCPRTC AF17 AF33 AF34 AG34 AG33 +1.05V T29 VCCASW [20] BF47 8mA (10mils) 55mA (10mils) VCCASW [10] AC31 W 33 +1.5V_CPU VCCASW [7] AC27 Near PCH +1.05V VCCASW [6] AC26 AC29 T27 VCCIO[33] C320 1U/6.3V_4 LVDS AA19 AA29 C297 1U/6.3V_4 DCPSUS[3] PCI/GPIO/LPC VCCIO[14] SATA 1.01A (60mils) +1.05V VCCAPLLDMI2 AL29 MISC C370 *1U/6.3V_4 BH23 AL24 VCCIO[32] L27 C296 1U/6.3V_4 VCC3_3[5] HDA +VCCSUS1 P28 +3V HVCMOS DCPSUSBYP Clock and Miscellaneous +1.05V P26 VCCIO[31] 1mA (10mils) +VCCA_DAC_1_2 U4G DMI V12 D +3V_SUS_CLKF33 T38 VCCIO[30] VCCDSW 3_3 +1.05V +1.05V NAND / SPI C324 0.1U/10V_4 N26 VCC CORE 3mA (10mils) VCCIO[29] VCCIO T16 +3VS5 COUGAR POINT (POWER) 1.3 A (60mils) VCCACLK FDI AD49 1 Sheet 10 of 42 5 4 3 IBEX PEAK-M (GND) 2 1 IBEX PEAK-M (GND) U4I U4H AY4 AY42 AY46 AY8 B11 B15 B19 B23 B27 B31 B35 B39 B7 F45 BB12 BB16 BB20 BB22 BB24 BB28 BB30 BB38 BB4 BB46 BC14 BC18 BC2 BC22 BC26 BC32 BC34 BC36 BC40 BC42 BC48 BD46 BD5 BE22 BE26 BE40 BF10 BF12 BF16 BF20 BF22 BF24 BF26 BF28 BD3 BF30 BF38 BF40 BF8 BG17 BG21 BG33 BG44 BG8 BH11 BH15 BH17 BH19 H10 BH27 BH31 BH33 BH35 BH39 BH43 BH7 D3 D12 D16 D18 D22 D24 D26 D30 D32 D34 D38 D42 D8 E18 E26 G18 G20 G26 G28 G36 G48 H12 H18 H22 H24 H26 H30 H32 H34 F3 D C B A VSS[159] VSS[160] VSS[161] VSS[162] VSS[163] VSS[164] VSS[165] VSS[166] VSS[167] VSS[168] VSS[169] VSS[170] VSS[171] VSS[172] VSS[173] VSS[174] VSS[175] VSS[176] VSS[177] VSS[178] VSS[179] VSS[180] VSS[181] VSS[182] VSS[183] VSS[184] VSS[185] VSS[186] VSS[187] VSS[188] VSS[189] VSS[190] VSS[191] VSS[192] VSS[193] VSS[194] VSS[195] VSS[196] VSS[197] VSS[198] VSS[199] VSS[200] VSS[201] VSS[202] VSS[203] VSS[204] VSS[205] VSS[206] VSS[207] VSS[208] VSS[209] VSS[210] VSS[211] VSS[212] VSS[213] VSS[214] VSS[215] VSS[216] VSS[217] VSS[218] VSS[219] VSS[220] VSS[221] VSS[222] VSS[223] VSS[224] VSS[225] VSS[226] VSS[227] VSS[228] VSS[229] VSS[230] VSS[231] VSS[232] VSS[233] VSS[234] VSS[235] VSS[236] VSS[237] VSS[238] VSS[239] VSS[240] VSS[241] VSS[242] VSS[243] VSS[244] VSS[245] VSS[246] VSS[247] VSS[248] VSS[249] VSS[250] VSS[251] VSS[252] VSS[253] VSS[254] VSS[255] VSS[256] VSS[257] VSS[258] VSS[259] VSS[260] VSS[261] VSS[262] VSS[263] VSS[264] VSS[265] VSS[266] VSS[267] VSS[268] VSS[269] VSS[270] VSS[271] VSS[272] VSS[273] VSS[274] VSS[275] VSS[276] VSS[277] VSS[278] VSS[279] VSS[280] VSS[281] VSS[282] VSS[283] VSS[284] VSS[285] VSS[286] VSS[287] VSS[288] VSS[289] VSS[290] VSS[291] VSS[292] VSS[293] VSS[294] VSS[295] VSS[296] VSS[297] VSS[298] VSS[299] VSS[300] VSS[301] VSS[302] VSS[303] VSS[304] VSS[305] VSS[306] VSS[307] VSS[308] VSS[309] VSS[310] VSS[311] VSS[312] VSS[313] VSS[314] VSS[315] VSS[316] VSS[317] VSS[318] VSS[319] VSS[320] VSS[321] VSS[322] VSS[323] VSS[324] VSS[325] VSS[328] VSS[329] VSS[330] VSS[331] VSS[333] VSS[334] VSS[335] VSS[337] VSS[338] VSS[340] VSS[342] VSS[343] VSS[344] VSS[345] VSS[346] VSS[347] VSS[348] VSS[349] VSS[350] VSS[351] VSS[352] H46 K18 K26 K39 K46 K7 L18 L2 L20 L26 L28 L36 L48 M12 P16 M18 M22 M24 M30 M32 M34 M38 M4 M42 M46 M8 N18 P30 N47 P11 P18 T33 P40 P43 P47 P7 R2 R48 T12 T31 T37 T4 W 34 T46 T47 T8 V11 V17 V26 V27 V29 V31 V36 V39 V43 V7 W 17 W 19 W2 W 27 W 48 Y12 Y38 Y4 Y42 Y46 Y8 BG29 N24 AJ3 AD47 B43 BE10 BG41 G14 H16 T36 BG22 BG24 C22 AP13 M14 AP3 AP1 BE16 BC16 BG28 BJ28 H5 AA17 AA2 AA3 AA33 AA34 AB11 AB14 AB39 AB4 AB43 AB5 AB7 AC19 AC2 AC21 AC24 AC33 AC34 AC48 AD10 AD11 AD12 AD13 AD19 AD24 AD26 AD27 AD33 AD34 AD36 AD37 AD38 AD39 AD4 AD40 AD42 AD43 AD45 AD46 AD8 AE2 AE3 AF10 AF12 AD14 AD16 AF16 AF19 AF24 AF26 AF27 AF29 AF31 AF38 AF4 AF42 AF46 AF5 AF7 AF8 AG19 AG2 AG31 AG48 AH11 AH3 AH36 AH39 AH40 AH42 AH46 AH7 AJ19 AJ21 AJ24 AJ33 AJ34 AK12 AK3 VSS[0] VSS[1] VSS[2] VSS[3] VSS[4] VSS[5] VSS[6] VSS[7] VSS[8] VSS[9] VSS[10] VSS[11] VSS[12] VSS[13] VSS[14] VSS[15] VSS[16] VSS[17] VSS[18] VSS[19] VSS[20] VSS[21] VSS[22] VSS[23] VSS[24] VSS[25] VSS[26] VSS[27] VSS[28] VSS[29] VSS[30] VSS[31] VSS[32] VSS[33] VSS[34] VSS[35] VSS[36] VSS[37] VSS[38] VSS[39] VSS[40] VSS[41] VSS[42] VSS[43] VSS[44] VSS[45] VSS[46] VSS[47] VSS[48] VSS[49] VSS[50] VSS[51] VSS[52] VSS[53] VSS[54] VSS[55] VSS[56] VSS[57] VSS[58] VSS[59] VSS[60] VSS[61] VSS[62] VSS[63] VSS[64] VSS[65] VSS[66] VSS[67] VSS[68] VSS[69] VSS[70] VSS[71] VSS[72] VSS[73] VSS[74] VSS[75] VSS[76] VSS[77] VSS[78] VSS[79] VSS[80] VSS[81] VSS[82] VSS[83] VSS[84] VSS[85] VSS[86] VSS[87] VSS[88] VSS[89] VSS[90] VSS[91] VSS[92] VSS[93] VSS[94] VSS[95] VSS[96] VSS[97] VSS[98] VSS[99] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105] VSS[106] VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146] VSS[147] VSS[148] VSS[149] VSS[150] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[157] VSS[158] AK38 AK4 AK42 AK46 AK8 AL16 AL17 AL19 AL2 AL21 AL23 AL26 AL27 AL31 AL33 AL34 AL48 AM11 AM14 AM36 AM39 AM43 AM45 AM46 AM7 AN2 AN29 AN3 AN31 AP12 AP19 AP28 AP30 AP32 AP38 AP4 AP42 AP46 AP8 AR2 AR48 AT11 AT13 AT18 AT22 AT26 AT28 AT30 AT32 AT34 AT39 AT42 AT46 AT7 AU24 AU30 AV16 AV20 AV24 AV30 AV38 AV4 AV43 AV8 AW 14 AW 18 AW 2 AW 22 AW 26 AW 28 AW 32 AW 34 AW 36 AW 40 AW 48 AV11 AY12 AY22 AY28 D C B CougarPoint_Rev_0p7 A 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF CougarPoint_Rev_0p7 1% Size Custom Document Number 5 4 3 2 Rev 2A PCH 6/6 (GND) Date: Wednesday, March 07, 2012 1 Sheet 11 of 42 4 D R379 R378 10K_4 10K_4 [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] M_A_BS#0 M_A_BS#1 M_A_BS#2 M_A_CS#0 M_A_CS#1 M_A_CLKP0 M_A_CLKN0 M_A_CLKP1 M_A_CLKN1 M_A_CKE0 M_A_CKE1 M_A_CAS# M_A_RAS# M_A_WE# [8,13] SMB_RUN_CLK [8,13] SMB_RUN_DAT [3] [3] 98 97 96 95 92 91 90 86 89 85 107 84 83 119 80 78 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC# A13 A14 A15 DIMM0_SA0 DIMM0_SA1 SMB_RUN_CLK SMB_RUN_DAT 109 108 79 114 121 101 103 102 104 73 74 115 110 113 197 201 202 200 BA0 BA1 BA2 S0# S1# CK0 CK0# CK1 CK1# CKE0 CKE1 CAS# RAS# W E# SA0 SA1 SCL SDA 116 120 ODT0 ODT1 M_A_DM2 11 28 46 63 136 153 170 187 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 M_A_DQSP0 M_A_DQSP1 M_A_DQSP2 M_A_DQSP3 M_A_DQSP4 M_A_DQSP5 M_A_DQSP6 M_A_DQSP7 M_A_DQSN0 M_A_DQSN1 M_A_DQSN2 M_A_DQSN3 M_A_DQSN4 M_A_DQSN5 M_A_DQSN6 M_A_DQSN7 12 29 47 64 137 154 171 188 10 27 45 62 135 152 169 186 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 M_A_ODT0 M_A_ODT1 M_A_DM1 C [3] M_A_DQSP[7:0] [3] M_A_DQSN[7:0] 2 M_A_DQ[63:0] [3] JDIM2A M_A_A0 M_A_A1 M_A_A2 M_A_A3 M_A_A4 M_A_A5 M_A_A6 M_A_A7 M_A_A8 M_A_A9 M_A_A10 M_A_A11 M_A_A12 M_A_A13 M_A_A14 M_A_A15 PC2100 DDR3 SDRAM SO-DIMM (204P) [3] M_A_A[15:0] 3 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 5 7 15 17 4 6 16 18 21 23 33 35 22 24 34 36 39 41 51 53 40 42 50 52 57 59 67 69 56 58 68 70 129 131 141 143 130 132 140 142 147 149 157 159 146 148 158 160 163 165 175 177 164 166 174 176 181 183 191 193 180 182 192 194 M_A_DQ4 M_A_DQ5 M_A_DQ7 M_A_DQ6 M_A_DQ1 M_A_DQ0 M_A_DQ3 M_A_DQ2 M_A_DQ9 M_A_DQ8 M_A_DQ15 M_A_DQ10 M_A_DQ12 M_A_DQ13 M_A_DQ14 M_A_DQ11 M_A_DQ21 M_A_DQ16 M_A_DQ19 M_A_DQ18 M_A_DQ20 M_A_DQ17 M_A_DQ23 M_A_DQ22 M_A_DQ25 M_A_DQ24 M_A_DQ30 M_A_DQ26 M_A_DQ28 M_A_DQ29 M_A_DQ31 M_A_DQ27 M_A_DQ36 M_A_DQ37 M_A_DQ34 M_A_DQ38 M_A_DQ32 M_A_DQ33 M_A_DQ35 M_A_DQ39 M_A_DQ41 M_A_DQ45 M_A_DQ47 M_A_DQ46 M_A_DQ40 M_A_DQ44 M_A_DQ42 M_A_DQ43 M_A_DQ49 M_A_DQ48 M_A_DQ54 M_A_DQ55 M_A_DQ53 M_A_DQ52 M_A_DQ50 M_A_DQ51 M_A_DQ61 M_A_DQ60 M_A_DQ62 M_A_DQ63 M_A_DQ56 M_A_DQ57 M_A_DQ59 M_A_DQ58 2.48A 1 JDIM2B 75 76 81 82 87 88 93 94 99 100 105 106 111 112 117 118 123 124 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 199 VDDSPD 77 122 125 NC1 NC2 NCTEST PM_EXTTS#0 198 30 EVENT# RESET# +SMDDR_VREF_DQ0 +SMDDR_VREF_DIMM 1 126 VREF_DQ VREF_CA +3V +3V [13] PM_EXTTS#0 [2,13] DDR3_DRAMRST# [5] SMDDR_VREF_DQ0_M3 SMDDR_VREF_DQ0_M1 R390 *0_6/S SMDDR_VREF_DQ0_M3 R384 *0_6 R385 +1.5VSUS *10K_4 2 3 8 9 13 14 19 20 25 26 31 32 37 38 43 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 PC2100 DDR3 SDRAM SO-DIMM (204P) 5 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 44 48 49 54 55 60 61 65 66 71 72 127 128 133 134 138 139 144 145 150 151 155 156 161 162 167 168 172 173 178 179 184 185 189 190 195 196 VTT1 VTT2 203 204 GND GND 205 206 D C +0.75V_DDR_VTT DDR3-DIMM0_H=5.2_RVS DDR-78279-001-RVS-204P DGMK4000028 IC SOCKET DDRIII SO-DIMM(204P,H5.2,RVS) DDR3-DIMM0_H=5.2_RVS DDR-78279-001-RVS-204P DGMK4000028 IC SOCKET DDRIII SO-DIMM(204P,H5.2,RVS) B B +1.5VSUS Place these Caps near So-Dimm0. A VREF DQ0 M1 Solution +0.75V_DDR_VTT C492 1U/6.3V_4 C488 1U/6.3V_4 C493 1U/6.3V_4 C501 1U/6.3V_4 C541 1U/6.3V_4 C489 1U/6.3V_4 C430 1U/6.3V_4 C777 1U/6.3V_4 C542 10U/6.3VS_6 C463 10U/6.3VS_6 C540 10U/6.3VS_6 C477 10U/6.3VS_6 C432 10U/6.3VS_6 C431 10U/6.3VS_6 C543 10U/6.3VS_6 C544 10U/6.3VS_6 C539 10U/6.3VS_6 C538 10U/6.3V_8 C429 10U/6.3V_8 +SMDDR_VREF_DIMM R403 1K/F_4 DDR_VTTREF R398 *0_6 SMDDR_VREF_DQ0_M3 1 3 2 +1.5VSUS Q21 AP2302GN +1.5VSUS SMDDR_VREF_DQ0_M1 R371 10K_4 R402 1K/F_4 [4,13,32] DDR_VTTREF R364 *0_6 [2,8,13] DRAMRST_CNTRL_PCH C487 0.1U/10V_4 C506 2.2U/6.3V_6 C521 0.1U/10V_4 C533 2.2U/6.3V_6 R373 10K_4 M1,M3 are implemented concurrently for Intel DG +SMDDR_VREF_DQ0 0.1U/10V_4 C482 2.2U/6.3V_6 Size Custom Document Number 3 2 Rev 2A DDR3 DIMM0-RVS (5.2H) Date: Wednesday, March 07, 2012 4 A 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% 5 C490 470P/50V_4 [2,6,7,8,9,10,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V [2,4,13,27,32,39] +1.5VSUS [13,32,38] +0.75V_DDR_VTT +3V C524 +SMDDR_VREF_DIMM 1 Sheet 12 of 42 +3V R360 R363 10K_4 10K_4 M_B_BS#0 M_B_BS#1 M_B_BS#2 M_B_CS#0 M_B_CS#1 M_B_CLKP0 M_B_CLKN0 M_B_CLKP1 M_B_CLKN1 M_B_CKE0 M_B_CKE1 M_B_CAS# M_B_RAS# M_B_WE# DIMM1_SA0 DIMM1_SA1 [8,12] SMB_RUN_CLK [8,12] SMB_RUN_DAT [3] [3] M_B_ODT0 M_B_ODT1 C M_B_DM1 M_B_DM2 [3] M_B_DQSP[7:0] [3] M_B_DQSN[7:0] M_B_DQSP0 M_B_DQSP1 M_B_DQSP2 M_B_DQSP3 M_B_DQSP4 M_B_DQSP5 M_B_DQSP6 M_B_DQSP7 M_B_DQSN0 M_B_DQSN1 M_B_DQSN2 M_B_DQSN3 M_B_DQSN4 M_B_DQSN5 M_B_DQSN6 M_B_DQSN7 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC# A13 A14 A15 109 108 79 114 121 101 103 102 104 73 74 115 110 113 197 201 202 200 BA0 BA1 BA2 S0# S1# CK0 CK0# CK1 CK1# CKE0 CKE1 CAS# RAS# W E# SA0 SA1 SCL SDA 116 120 ODT0 ODT1 11 28 46 63 136 153 170 187 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 12 29 47 64 137 154 171 188 10 27 45 62 135 152 169 186 DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS#0 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 DQS#6 DQS#7 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 5 7 15 17 4 6 16 18 21 23 33 35 22 24 34 36 39 41 51 53 40 42 50 52 57 59 67 69 56 58 68 70 129 131 141 143 130 132 140 142 147 149 157 159 146 148 158 160 163 165 175 177 164 166 174 176 181 183 191 193 180 182 192 194 M_B_DQ5 M_B_DQ4 M_B_DQ3 M_B_DQ2 M_B_DQ0 M_B_DQ1 M_B_DQ6 M_B_DQ7 M_B_DQ12 M_B_DQ13 M_B_DQ14 M_B_DQ10 M_B_DQ8 M_B_DQ9 M_B_DQ11 M_B_DQ15 M_B_DQ20 M_B_DQ21 M_B_DQ18 M_B_DQ22 M_B_DQ17 M_B_DQ16 M_B_DQ19 M_B_DQ23 M_B_DQ25 M_B_DQ29 M_B_DQ27 M_B_DQ26 M_B_DQ28 M_B_DQ24 M_B_DQ31 M_B_DQ30 M_B_DQ36 M_B_DQ37 M_B_DQ35 M_B_DQ34 M_B_DQ33 M_B_DQ32 M_B_DQ39 M_B_DQ38 M_B_DQ44 M_B_DQ40 M_B_DQ42 M_B_DQ43 M_B_DQ45 M_B_DQ41 M_B_DQ46 M_B_DQ47 M_B_DQ49 M_B_DQ48 M_B_DQ54 M_B_DQ55 M_B_DQ52 M_B_DQ53 M_B_DQ50 M_B_DQ51 M_B_DQ61 M_B_DQ56 M_B_DQ62 M_B_DQ63 M_B_DQ57 M_B_DQ60 M_B_DQ59 M_B_DQ58 +1.5VSUS JDIM1B 2.48A 75 76 81 82 87 88 93 94 99 100 105 106 111 112 117 118 123 124 VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 +3V 199 VDDSPD 77 122 125 NC1 NC2 NCTEST 198 30 EVENT# RESET# R383 +3V 10K_4 PM_EXTTS#0 [2,12] DDR3_DRAMRST# [5] SMDDR_VREF_DQ1_M3 SMDDR_VREF_DQ1_M1 R547 *0_6/S SMDDR_VREF_DQ1_M3 R548 *0_6 +SMDDR_VREF_DQ1 1 +SMDDR_VREF_DIMM1 126 VREF_DQ VREF_CA 2 3 8 9 13 14 19 20 25 26 31 32 37 38 43 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 44 48 49 54 55 60 61 65 66 71 72 127 128 133 134 138 139 144 145 150 151 155 156 161 162 167 168 172 173 178 179 184 185 189 190 195 196 VTT1 VTT2 203 204 GND GND 205 206 D C +0.75V_DDR_VTT DDR3-DIMM1_H=9.2_RVS DDR-AS0A626-UARN-7F-204P DGMK4000029 IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS) DDR3 Thermal Sensor U13 [8,17,26,28,29] DDR3-DIMM1_H=9.2_RVS DDR-AS0A626-UARN-7F-204P DGMK4000029 IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS) B 1 [8,17,26,28,29] [12] MBCLK2 MBDATA2 PM_EXTTS#0 8 SCLK VCC 1 MBDATA2 7 SDA DXP 2 PM_EXTTS#0 6 ALERT# DXN 3 4 OVERT# GND 5 R389 +3V C532 MBCLK2 *10K_4 *0.01U/25V_4 +3V DDR_THERMDA 3 D 98 97 96 95 92 91 90 86 89 85 107 84 83 119 80 78 PC2100 DDR3 SDRAM SO-DIMM (204P) M_B_A0 M_B_A1 M_B_A2 M_B_A3 M_B_A4 M_B_A5 M_B_A6 M_B_A7 M_B_A8 M_B_A9 M_B_A10 M_B_A11 M_B_A12 M_B_A13 M_B_A14 M_B_A15 2 M_B_DQ[63:0] [3] JDIM1A [3] M_B_A[15:0] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] 3 C531 *2200P/50V_4 Q20 *MMBT3904-7-F 2 B 1 4 PC2100 DDR3 SDRAM SO-DIMM (204P) 5 DDR_THERMDC *G780P81U Place these Caps near So-Dimm1. +1.5VSUS +0.75V_DDR_VTT +1.5VSUS +1.5VSUS VREF DQ1 M1 Solution +SMDDR_VREF_DIMM1 C494 1U/6.3V_4 C469 1U/6.3V_4 C461 0.1U/10V_4 C486 1U/6.3V_4 C460 1U/6.3V_4 C458 2.2U/6.3V_6 C498 1U/6.3V_4 C507 1U/6.3V_4 C497 1U/6.3V_4 C509 1U/6.3V_4 M1,M3 are implemented concurrently for Intel DG R545 1K/F_4 R543 [4,12,32] DDR_VTTREF *0_6 SMDDR_VREF_DQ1_M1 R330 1K/F_4 [4,12,32] DDR_VTTREF R340 *0_6 +SMDDR_VREF_DIMM1 +SMDDR_VREF_DQ1 C496 10U/6.3VS_6 C481 10U/6.3VS_6 C781 0.1U/10V_4 C503 10U/6.3VS_6 C475 10U/6.3VS_6 C780 2.2U/6.3V_6 C502 10U/6.3VS_6 C499 10U/6.3VS_6 C505 10U/6.3VS_6 C784 0.1U/10V_4 C504 10U/6.3VS_6 C783 2.2U/6.3V_6 C495 10U/6.3VS_6 C536 10U/6.3V_8 C537 10U/6.3V_8 R546 1K/F_4 1 +3V R337 1K/F_4 3 2 SMDDR_VREF_DQ1_M3 C446 470P/50V_4 Q31 AP2302GN [2,8,12] DRAMRST_CNTRL_PCH A [2,6,7,8,9,10,12,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] A +3V [2,4,12,27,32,39] +1.5VSUS [12,32,38] +0.75V_DDR_VTT 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 5 4 3 2 Rev 2A DDR3 DIMM1-RVS (9.2H) Date: Wednesday, March 07, 2012 1 Sheet 13 of 42 5 4 3 2 1 U17H U17A DP C/D POWER D [2] [2] PEG_TX7 PEG_TX#7 PEG_TX7 AA38 PEG_TX#7 Y37 [2] [2] PEG_TX6 PEG_TX#6 PEG_TX6 Y35 PEG_TX#6 W36 PCIE_RX0P PCIE_RX0N PCIE_TX0P PCIE_TX0N PCIE_RX1P PCIE_RX1N PCIE_TX1P PCIE_TX1N PEG_TX5 PEG_TX#5 PEG_TX5 W38 PEG_TX#5 V37 [2] [2] PEG_TX4 PEG_TX#4 PEG_TX4 V35 PEG_TX#4 U36 [2] [2] PEG_TX3 PEG_TX#3 PEG_TX3 U38 PEG_TX#3 T37 [2] [2] PEG_TX2 PEG_TX#2 PEG_TX2 T35 PEG_TX#2 R36 [2] [2] PEG_TX1 PEG_TX#1 PEG_TX1 R38 PEG_TX#1 P37 PCIE_RX6P PCIE_RX6N [2] [2] PEG_TX0 PEG_TX#0 PEG_TX0 P35 PEG_TX#0 N36 PCIE_RX7P PCIE_RX7N [2] [2] M35 L36 C PCIE_RX10P PCIE_RX10N K35 J36 PCIE_RX11P PCIE_RX11N J38 H37 H35 G36 PCIE_RX12P PCIE_RX12N PCIE_RX13P PCIE_RX13N C_PEG_RXP6 C_PEG_RXN6 C232 C245 0.1U/10V_4 0.1U/10V_4 C218 C230 0.1U/10V_4 0.1U/10V_4 T33 T32 C_PEG_RXP3 C_PEG_RXN3 C231 C221 0.1U/10V_4 0.1U/10V_4 PCIE_TX5P PCIE_TX5N T30 T29 C_PEG_RXP2 C_PEG_RXN2 C220 C219 0.1U/10V_4 0.1U/10V_4 PCIE_TX6P PCIE_TX6N P33 P32 C_PEG_RXP1 C_PEG_RXN1 C234 C233 0.1U/10V_4 0.1U/10V_4 PCIE_TX7P PCIE_TX7N P30 P29 C_PEG_RXP0 C_PEG_RXN0 C237 C236 0.1U/10V_4 0.1U/10V_4 PCIE_TX4P PCIE_TX4N L38 K37 W33 W32 U30 U29 PCIE_RX4P PCIE_RX4N PCIE_RX9P PCIE_RX9N 0.1U/10V_4 0.1U/10V_4 C_PEG_RXP4 C_PEG_RXN4 PCIE_TX3P PCIE_TX3N PCIE_RX8P PCIE_RX8N C235 C246 C_PEG_RXP5 C_PEG_RXN5 PCIE_RX3P PCIE_RX3N PCIE_RX5P PCIE_RX5N C_PEG_RXP7 C_PEG_RXN7 U33 U32 PCIE_TX2P PCIE_TX2N PCI EXPRESS INTERFACE N38 M37 PCIE_RX2P PCIE_RX2N Y33 Y32 PCIE_TX8P PCIE_TX8N PCIE_TX9P PCIE_TX9N C239 C238 PEG_RX7 [2] PEG_RX#7 [2] AP20 AP21 +1.0V_DPC_VDD10 AP13 AT13 PCIE_TX11P PCIE_TX11N L30 L29 AP31 AP32 AN17 AP16 AP17 AW14 AW16 DPC_VSSR#1 DPC_VSSR#2 DPC_VSSR#3 DPC_VSSR#4 DPC_VSSR#5 DPA_VSSR#1 DPA_VSSR#2 DPA_VSSR#3 DPA_VSSR#4 DPA_VSSR#5 AN27 AP27 AP28 AW24 AW26 +1.8V_DPC_VDD18 AP22 AP23 DPD_VDD18#1 DPD_VDD18#2 DPB_VDD18#1 DPB_VDD18#2 AP25 AP26 +1.0V_DPC_VDD10 AP14 AP15 DPD_VDD10#1 DPD_VDD10#2 DPB_VDD10#1 DPB_VDD10#2 AN33 AP33 DPD_VSSR#1 DPD_VSSR#2 DPD_VSSR#3 DPD_VSSR#4 DPD_VSSR#5 DPB_VSSR#1 DPB_VSSR#2 DPB_VSSR#3 DPB_VSSR#4 DPB_VSSR#5 DPCD_CALR DPAB_CALR PEG_RX4 [2] PEG_RX#4 [2] PEG_RX3 [2] PEG_RX#3 [2] PCIE_TX12P PCIE_TX12N PCIE_TX13P PCIE_TX13N PEG_RX1 [2] PEG_RX#1 [2] AN19 AP18 AP19 AW20 AW22 PEG_RX0 [2] PEG_RX#0 [2] R494 150/F_4DPCD_CALR AW18 +1.8V_DPE_PVDD AH34 AJ34 +1.0V_DPE_VDD10 AL33 AM33 K30 K29 F35 E37 PCIE_RX15P PCIE_RX15N PCIE_TX15P PCIE_TX15N H33 H32 AF34 AG34 AK33 AK34 +1.0V_DPE_VDD10 CLOCK Chelsea Only Do not install For Thames/Seymour PCIE_REFCLKP PCIE_REFCLKN R46 Ra *1.69K/F_4 +1.0V_VGA B CALIBRATION 10K/F_4 PWRGOOD_BUF R73 PEGX_RST# R38 *0_4/S VGA_RST# AA30 NC#1 NC#2 PWRGOOD C704 10U/6.3V_8 C714 1U/6.3V_4 C713 0.1U/10V_4 +1.8V_DPB_PVDD DP E/F POWER DPE_VDD18#1 DPE_VDD18#2 DP PLL POWER DPA_PVDD DPA_PVSS AN29 AP29 AP30 AW30 AW32 AW28 DPAB_CALR R487 150/F_4 C AU28 AV27 PCIE_CALRP PCIE_CALRN DPE_VDD10#1 DPE_VDD10#2 DPB_PVDD DPB_PVSS +1.8V_VGA Y30 PCIE_CALRP R47 Y29 PCIE_CALRN R41 Rb 1.27K/F_4 *0_4/S 2K/F_4 Rc +1.0V_VGA Chelsea Thames/Seymour PERSTB Ra 1.69K Rb n/a Rc 1K R485 AF39 AH39 AK39 AL34 AM34 R486 n/a 150/F_4 DPEF_CALR AM39 DPE_VSSR#1 DPE_VSSR#2 DPE_VSSR#3 DPE_VSSR#4 DPC_PVDD DPC_PVSS L14 +1.8V_DPB_PVDD AV29 AR28 HCB1608KF-181T15/1.5A_6 C209 10U/6.3V_8 AN34 AP39 AR39 AU37 J33 J32 PCIE_TX14P PCIE_TX14N D HCB1608KF-181T15/1.5A_6 K33 K32 PCIE_RX14P PCIE_RX14N AJ21 AK21 AH16 +1.0V_VGA L42 +1.0V_DPA_VDD10 PEG_RX2 [2] PEG_RX#2 [2] +1.8V_DPE_PVDD [8] CLK_PCIE_VGA [8] CLK_PCIE_VGA# +1.8V_DPB_PVDD ( DPA/B_PVDD : 1.8V@20mA+20mA) G38 F37 CLK_PCIE_VGA AB35 CLK_PCIE_VGA# AA36 AN24 AP24 DPA_VDD10#1 DPA_VDD10#2 PEG_RX5 [2] PEG_RX#5 [2] N30 N29 L33 L32 DPA_VDD18#1 DPA_VDD18#2 DPC_VDD10#1 DPC_VDD10#2 N33 N32 PCIE_TX10P PCIE_TX10N DPC_VDD18#1 DPC_VDD18#2 ( DPA/B_VDD10 : 1.0V@115mA+115mA) PEG_RX6 [2] PEG_RX#6 [2] 0.1U/10V_4 0.1U/10V_4 DP A/B POWER ( DPA/B_VDD18 : 1.8V@200mA+200mA) +1.8V_DPC_VDD18 C203 1U/6.3V_4 C198 0.1U/10V_4 AU18 AV17 +1.8V_VGA ( DPC/D_PVDD:1.8V@20mA+20mA) DPD_PVDD DPD_PVSS AV19 AR18 DPE_PVDD DPE_PVSS AM37 AN38 NC_DPF_PVDD NC_DPF_PVSS AL38 AM35 HCB1608KF-181T15/1.5A_6 C734 10U/6.3V_8 DPF_VDD18#1 DPF_VDD18#2 DPF_VDD10#1 DPF_VDD10#2 L47 +1.8V_DPC_VDD18 C730 1U/6.3V_4 C722 0.1U/10V_4 ( DPE/F_PVDD1.8V@20mA+20mA) +1.8V_VGA L41 +1.8V_DPE_PVDD DPF_VSSR#1 DPF_VSSR#2 DPF_VSSR#3 DPF_VSSR#4 DPF_VSSR#5 HCB1608KF-181T15/1.5A_6 C703 10U/6.3V_8 C701 0.1U/10V_4 B C702 0.1U/10V_4 DPEF_CALR Thames Pro/Seymour XT_M2 ( DPE/F_VDD10 : 1.0V@115mA+115mA ) Thames Pro/Seymour XT_M2 +1.0V_VGA L43 +1.0V_DPE_VDD10 +3V FOR DIS/Muxless ONLY R33 C709 10U/6.3V_8 C717 1U/6.3V_4 C716 0.1U/10V_4 330_4 DGPU_HIN_RST# 0.1U/10V_4 +1.0V_VGA ( DPC/D_VDD10 : 1.0V@115mA+115mA) L20 2 PLTRST# [9] DGPU_HOLD_RST# HCB1608KF-181T15/1.5A_6 Thames INSTALL, do not install for Chelsea PS_0 should be tied to GND on Thames 2K C52 U3 MC74VHC1G08DFT2G 4 PEGX_RST# +1.0V_DPC_VDD10 1 HCB1608KF-181T15/1.5A_6 C64 0.1U/10V_4 3 [2,8,22,23,25,28,29] 0.1U/10V_4 5 C55 1.27K R37 C255 10U/6.3V_8 C254 1U/6.3V_4 C253 0.1U/10V_4 100K/F_4 A A [2,6,7,8,9,10,12,13,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V [16,18,39] +1.8V_VGA [16,18,39] +1.0V_VGA 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 5 4 3 2 Rev 2A AMD Thames/Seymoyr (MEM)1/5 Date: Wednesday, March 07, 2012 1 Sheet 14 of 42 4 3 [19] VMA_DQ[63..0] R43 *40.2/F_4 Ra B R42 *100/F_4 C83 +1.5V_VGA *0.1U/10V_4 Rb MVREFDA MVREFSA L18 L20 [20] VMB_WDQS[7..0] [19] VMA_RDQS[7..0] [20] VMB_RDQS[7..0] MAA0_0/MAA_0 MAA0_1/MAA_1 MAA0_2/MAA_2 MAA0_3/MAA_3 MAA0_4/MAA_4 MAA0_5/MAA_5 MAA0_6/MAA_6 MAA0_7/MAA_7 MAA1_0/MAA_8 MAA1_1/MAA_9 MAA1_2/MAA_10 MAA1_3/MAA_11 MAA1_4/MAA_12 MAA1_5/MAA_13_BA2 MAA1_6/MAA_14_BA0 MAA1_7/MAA_A15_BA1 G24 J23 H24 J24 H26 J26 H21 G21 H19 H20 L13 G16 J16 H16 J17 H17 WCKA0_0/DQMA_0 WCKA0B_0/DQMA_1 WCKA0_1/DQMA_2 WCKA0B_1/DQMA_3 WCKA1_0/DQMA_4 WCKA1B_0/DQMA_5 WCKA1_1/DQMA_6 WCKA1B_1/DQMA_7 GDDR5/DDR2/GDDR3 EDCA0_0/QSA_0/RDQSA_0 EDCA0_1/QSA_1/RDQSA_1 EDCA0_2/QSA_2/RDQSA_2 EDCA0_3/QSA_3/RDQSA_3 EDCA1_0/QSA_4/RDQSA_4 EDCA1_1/QSA_5/RDQSA_5 EDCA1_2/QSA_6/RDQSA_6 EDCA1_3/QSA_7/RDQSA_7 A32 C32 D23 E22 C14 A14 E10 D9 VMA_DM0 VMA_DM1 VMA_DM2 VMA_DM3 VMA_DM4 VMA_DM5 VMA_DM6 VMA_DM7 C34 D29 D25 E20 E16 E12 J10 D7 VMA_RDQS0 VMA_RDQS1 VMA_RDQS2 VMA_RDQS3 VMA_RDQS4 VMA_RDQS5 VMA_RDQS6 VMA_RDQS7 DDBIA0_0/QSA_0B/WDQSA_0 DDBIA0_1/QSA_1B/WDQSA_1 DDBIA0_2/QSA_2B/WDQSA_2 DDBIA0_3/QSA_3B/WDQSA_3 DDBIA1_0/QSA_4B/WDQSA_4 DDBIA1_1/QSA_5B/WDQSA_5 DDBIA1_2/QSA_6B/WDQSA_6 DDBIA1_3/QSA_7B/WDQSA_7 A34 E30 E26 C20 C16 C12 J11 F8 VMA_WDQS0 VMA_WDQS1 VMA_WDQS2 VMA_WDQS3 VMA_WDQS4 VMA_WDQS5 VMA_WDQS6 VMA_WDQS7 ADBIA0/ODTA0 ADBIA1/ODTA1 J21 G19 VMA_ODT0 [19] VMA_ODT1 [19] H27 G27 VMA_CLK0 [19] VMA_CLK0# [19] CLKA1 CLKA1B J14 H14 VMA_CLK1 [19] VMA_CLK1# [19] RASA0B RASA1B K23 K19 VMA_RAS0# [19] VMA_RAS1# [19] CLKA0 CLKA0B CASA0B CASA1B K20 K17 VMA_CAS0# [19] VMA_CAS1# [19] K24 K27 VMA_CS0# [19] CSA1B_0 CSA1B_1 M13 K16 VMA_CS1# [19] MVREFDA MVREFSA CKEA0 CKEA1 K21 J20 VMA_CKE0 [19] VMA_CKE1 [19] WEA0B WEA1B K26 L15 VMA_WE0# [19] VMA_WE1# [19] MAA0_8 MAA1_8 H23 J19 VMA_MA13 [19] L27 N12 AG12 MEM_CALRN0 MEM_CALRN1 MEM_CALRN2 240/F_4 R44 *240/F_4 R27 *240/F_4 R77 M12 M27 AH12 MEM_CALRP1 MEM_CALRP0 MEM_CALRP2 Seymour Use Channel B Memory Interface Only U17D DDR2 GDDR3/GDDR5 DDR3 VMA_MA0 [19] VMA_MA1 [19] VMA_MA2 [19] VMA_MA3 [19] VMA_MA4 [19] VMA_MA5 [19] VMA_MA6 [19] VMA_MA7 [19] VMA_MA8 [19] VMA_MA9 [19] VMA_MA10 [19] VMA_MA11 [19] VMA_MA12 [19] VMA_BA2 [19] VMA_BA0 [19] VMA_BA1 [19] CSA0B_0 CSA0B_1 *240/F_4 R28 240/F_4 R45 *240/F_4 R79 +1.5V_VGA [20] VMB_DM[7..0] [19] VMA_WDQS[7..0] VMB_DQ0 VMB_DQ1 VMB_DQ2 VMB_DQ3 VMB_DQ4 VMB_DQ5 VMB_DQ6 VMB_DQ7 VMB_DQ8 VMB_DQ9 VMB_DQ10 VMB_DQ11 VMB_DQ12 VMB_DQ13 VMB_DQ14 VMB_DQ15 VMB_DQ16 VMB_DQ17 VMB_DQ18 VMB_DQ19 VMB_DQ20 VMB_DQ21 VMB_DQ22 VMB_DQ23 VMB_DQ24 VMB_DQ25 VMB_DQ26 VMB_DQ27 VMB_DQ28 VMB_DQ29 VMB_DQ30 VMB_DQ31 VMB_DQ32 VMB_DQ33 VMB_DQ34 VMB_DQ35 VMB_DQ36 VMB_DQ37 VMB_DQ38 VMB_DQ39 VMB_DQ40 VMB_DQ41 VMB_DQ42 VMB_DQ43 VMB_DQ44 VMB_DQ45 VMB_DQ46 VMB_DQ47 VMB_DQ48 VMB_DQ49 VMB_DQ50 VMB_DQ51 VMB_DQ52 VMB_DQ53 VMB_DQ54 VMB_DQ55 VMB_DQ56 VMB_DQ57 VMB_DQ58 VMB_DQ59 VMB_DQ60 VMB_DQ61 VMB_DQ62 VMB_DQ63 +1.5V_VGA Ra R468 40.2/F_4 MVREFDB MVREFSB Rb R469 100/F_4 TESTEN R60 *10K/F_4 RSVD Ra Rd Rb For Thames A DDR3/GDDR3 Memory Stuff Option Rb CLKB0 CLKB0B CLKTESTA CLKTESTB F6 K3 P3 V5 AB5 AH1 AJ9 AM5 VMB_RDQS0 VMB_RDQS1 VMB_RDQS2 VMB_RDQS3 VMB_RDQS4 VMB_RDQS5 VMB_RDQS6 VMB_RDQS7 G7 K1 P1 W4 AC4 AH3 AJ8 AM3 VMB_WDQS0 VMB_WDQS1 VMB_WDQS2 VMB_WDQS3 VMB_WDQS4 VMB_WDQS5 VMB_WDQS6 VMB_WDQS7 C T7 W7 VMB_ODT0 [20] VMB_ODT1 [20] L9 L8 VMB_CLK0 [20] VMB_CLK0# [20] VMB_CLK1 [20] VMB_CLK1# [20] RASB0B RASB1B T10 Y10 VMB_RAS0# [20] VMB_RAS1# [20] W10 AA10 VMB_CAS0# [20] VMB_CAS1# [20] CSB0B_0 CSB0B_1 P10 L10 VMB_CS0# [20] CSB1B_0 CSB1B_1 AD10 AC10 VMB_CS1# [20] MAB0_8 MAB1_8 DRAM_RST C206 *0.1U/10V_4 VMB_DM0 VMB_DM1 VMB_DM2 VMB_DM3 VMB_DM4 VMB_DM5 VMB_DM6 VMB_DM7 AD8 AD7 CKEB0 CKEB1 TESTEN H3 H1 T3 T5 AE4 AF5 AK6 AK5 U10 AA11 VMB_CKE0 [20] VMB_CKE1 [20] N10 AB11 VMB_WE0# [20] VMB_WE1# [20] T8 W8 B VMB_MA13 [20] 25mm (max) 5mm (max) 25mm (max) AH11 R111 *51/F_4 VM_RST_1 10_4 R105 VM_RST_2 R114 51_4 VM_RST# [19,20] ** R106 5K/F_4 ** R_MEM_2 R_MEM_3 C222 ** ** R_MEM_1 120P/50V_4 C_MEM Designator route 50ohms single-ended/100ohms diff and keep short Debug only, for clock observation, if not needed, DNI R_MEM_1 5K R_MEM_2 10R R_MEM_3 51R C_MEM 120pF A MEM_CALRNP0 stuff NC DDR3 MEM_CALRNP1 stuff stuff 1.5V 1.5V MEM_CALRNP2 stuff NC 40.2R 40.2R MVREFDA stuff NC 100R MVREFSA stuff NC 1k Seymour 5.11k 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF [18,19,20,27,39] +1.5V_VGA 1% Size Custom Document Number 4 3 2 Rev 2A AMD Thames/Seymoyr (MEM)2/5 Date: Wednesday, March 07, 2012 5 D CLKB1 CLKB1B CASB0B CASB1B MVREFDB MVREFSB VMB_MA0 [20] VMB_MA1 [20] VMB_MA2 [20] VMB_MA3 [20] VMB_MA4 [20] VMB_MA5 [20] VMB_MA6 [20] VMB_MA7 [20] VMB_MA8 [20] VMB_MA9 [20] VMB_MA10 [20] VMB_MA11 [20] VMB_MA12 [20] VMB_BA2 [20] VMB_BA0 [20] VMB_BA1 [20] TEST_MCLK/TEST_YCLK For Seymour GDDR5 100R R80 *51/F_4 5.11K/F_4 C692 0.1U/10V_4 Rd Ra ADBIB0/ODTB0 ADBIB1/ODTB1 P8 T9 P9 N7 N8 N9 U9 U8 Y9 W9 AC8 AC9 AA7 AA8 Y8 AA9 R473 100/F_4 Thames +1.5V_VGA DDBIB0_0/QSB_0B/WDQSB_0 DDBIB0_1/QSB_1B/WDQSB_1 DDBIB0_2/QSB_2B/WDQSB_2 DDBIB0_3/QSB_3B/WDQSB_3 DDBIB1_0/QSB_4B/WDQSB_4 DDBIB1_1/QSB_5B/WDQSB_5 DDBIB1_2/QSB_6B/WDQSB_6 DDBIB1_3/QSB_7B/WDQSB_7 Thames Pro/Seymour XT_M2 R39 *100/F_4 C87 *0.1U/10V_4 WCKB0_0/DQMB_0 WCKB0B_0/DQMB_1 WCKB0_1/DQMB_2 WCKB0B_1/DQMB_3 WCKB1_0/DQMB_4 WCKB1B_0/DQMB_5 WCKB1_1/DQMB_6 WCKB1B_1/DQMB_7 GDDR5/DDR2/GDDR3 EDCB0_0/QSB_0/RDQSB_0 EDCB0_1/QSB_1/RDQSB_1 EDCB0_2/QSB_2/RDQSB_2 EDCB0_3/QSB_3/RDQSB_3 EDCB1_0/QSB_4/RDQSB_4 EDCB1_1/QSB_5/RDQSB_5 EDCB1_2/QSB_6/RDQSB_6 EDCB1_3/QSB_7/RDQSB_7 C194 R472 40.2/F_4 R61 Rb AD28 TEST_MCLK AK10 TEST_YCLKAL10 *0.1U/10V_4 Thames Pro/Seymour XT_M2 MAB0_0/MAB_0 MAB0_1/MAB_1 MAB0_2/MAB_2 MAB0_3/MAB_3 MAB0_4/MAB_4 MAB0_5/MAB_5 MAB0_6/MAB_6 MAB0_7/MAB_7 MAB1_0/MAB_8 MAB1_1/MAB_9 MAB1_2/MAB_10 MAB1_3/MAB_11 MAB1_4/MAB_12 MAB1_5/BA2 MAB1_6/BA0 MAB1_7/BA1 WEB0B WEB1B R40 *40.2/F_4 Ra Y12 AA12 DQB0_0/DQB_0 DQB0_1/DQB_1 DQB0_2/DQB_2 DQB0_3/DQB_3 DQB0_4/DQB_4 DQB0_5/DQB_5 DQB0_6/DQB_6 DQB0_7/DQB_7 DQB0_8/DQB_8 DQB0_9/DQB_9 DQB0_10/DQB_10 DQB0_11/DQB_11 DQB0_12/DQB_12 DQB0_13/DQB_13 DQB0_14/DQB_14 DQB0_15/DQB_15 DQB0_16/DQB_16 DQB0_17/DQB_17 DQB0_18/DQB_18 DQB0_19/DQB_19 DQB0_20/DQB_20 DQB0_21/DQB_21 DQB0_22/DQB_22 DQB0_23/DQB_23 DQB0_24/DQB_24 DQB0_25/DQB_25 DQB0_26/DQB_26 DQB0_27/DQB_27 DQB0_28/DQB_28 DQB0_29/DQB_29 DQB0_30/DQB_30 DQB0_31/DQB_31 DQB1_0/DQB_32 DQB1_1/DQB_33 DQB1_2/DQB_34 DQB1_3/DQB_35 DQB1_4/DQB_36 DQB1_5/DQB_37 DQB1_6/DQB_38 DQB1_7/DQB_39 DQB1_8/DQB_40 DQB1_9/DQB_41 DQB1_10/DQB_42 DQB1_11/DQB_43 DQB1_12/DQB_44 DQB1_13/DQB_45 DQB1_14/DQB_46 DQB1_15/DQB_47 DQB1_16/DQB_48 DQB1_17/DQB_49 DQB1_18/DQB_50 DQB1_19/DQB_51 DQB1_20/DQB_52 DQB1_21/DQB_53 DQB1_22/DQB_54 DQB1_23/DQB_55 DQB1_24/DQB_56 DQB1_25/DQB_57 DQB1_26/DQB_58 DQB1_27/DQB_59 DQB1_28/DQB_60 DQB1_29/DQB_61 DQB1_30/DQB_62 DQB1_31/DQB_63 DDR2 GDDR5/GDDR3 DDR3 +3V_VGA C684 0.1U/10V_4 +1.5V_VGA AL31 C5 C3 E3 E1 F1 F3 F5 G4 H5 H6 J4 K6 K5 L4 M6 M1 M3 M5 N4 P6 P5 R4 T6 T1 U4 V6 V1 V3 Y6 Y1 Y3 Y5 AA4 AB6 AB1 AB3 AD6 AD1 AD3 AD5 AF1 AF3 AF6 AG4 AH5 AH6 AJ4 AK3 AF8 AF9 AG8 AG7 AK9 AL7 AM8 AM7 AK1 AL4 AM6 AM1 AN4 AP3 AP1 AP5 From GPU +1.5V_VGA DQA0_0/DQA_0 DQA0_1/DQA_1 DQA0_2/DQA_2 DQA0_3/DQA_3 DQA0_4/DQA_4 DQA0_5/DQA_5 DQA0_6/DQA_6 DQA0_7/DQA_7 DQA0_8/DQA_8 DQA0_9/DQA_9 DQA0_10/DQA_10 DQA0_11/DQA_11 DQA0_12/DQA_12 DQA0_13/DQA_13 DQA0_14/DQA_14 DQA0_15/DQA_15 DQA0_16/DQA_16 DQA0_17/DQA_17 DQA0_18/DQA_18 DQA0_19/DQA_19 DQA0_20/DQA_20 DQA0_21/DQA_21 DQA0_22/DQA_22 DQA0_23/DQA_23 DQA0_24/DQA_24 DQA0_25/DQA_25 DQA0_26/DQA_26 DQA0_27/DQA_27 DQA0_28/DQA_28 DQA0_29/DQA_29 DQA0_30/DQA_30 DQA0_31/DQA_31 DQA1_0/DQA_32 DQA1_1/DQA_33 DQA1_2/DQA_34 DQA1_3/DQA_35 DQA1_4/DQA_36 DQA1_5/DQA_37 DQA1_6/DQA_38 DQA1_7/DQA_39 DQA1_8/DQA_40 DQA1_9/DQA_41 DQA1_10/DQA_42 DQA1_11/DQA_43 DQA1_12/DQA_44 DQA1_13/DQA_45 DQA1_14/DQA_46 DQA1_15/DQA_47 DQA1_16/DQA_48 DQA1_17/DQA_49 DQA1_18/DQA_50 DQA1_19/DQA_51 DQA1_20/DQA_52 DQA1_21/DQA_53 DQA1_22/DQA_54 DQA1_23/DQA_55 DQA1_24/DQA_56 DQA1_25/DQA_57 DQA1_26/DQA_58 DQA1_27/DQA_59 DQA1_28/DQA_60 DQA1_29/DQA_61 DQA1_30/DQA_62 DQA1_31/DQA_63 [20] VMB_DQ[63..0] [19] VMA_DM[7..0] DDR2 GDDR5/GDDR3 DDR3 GDDR5 C C37 C35 A35 E34 G32 D33 F32 E32 D31 F30 C30 A30 F28 C28 A28 E28 D27 F26 C26 A26 F24 C24 A24 E24 C22 A22 F22 D21 A20 F20 D19 E18 C18 A18 F18 D17 A16 F16 D15 E14 F14 D13 F12 A12 D11 F10 A10 C10 G13 H13 J13 H11 G10 G8 K9 K10 G9 A8 C8 E8 A6 C6 E6 A5 MEMORY INTERFACE A D VMA_DQ0 VMA_DQ1 VMA_DQ2 VMA_DQ3 VMA_DQ4 VMA_DQ5 VMA_DQ6 VMA_DQ7 VMA_DQ8 VMA_DQ9 VMA_DQ10 VMA_DQ11 VMA_DQ12 VMA_DQ13 VMA_DQ14 VMA_DQ15 VMA_DQ16 VMA_DQ17 VMA_DQ18 VMA_DQ19 VMA_DQ20 VMA_DQ21 VMA_DQ22 VMA_DQ23 VMA_DQ24 VMA_DQ25 VMA_DQ26 VMA_DQ27 VMA_DQ28 VMA_DQ29 VMA_DQ30 VMA_DQ31 VMA_DQ32 VMA_DQ33 VMA_DQ34 VMA_DQ35 VMA_DQ36 VMA_DQ37 VMA_DQ38 VMA_DQ39 VMA_DQ40 VMA_DQ41 VMA_DQ42 VMA_DQ43 VMA_DQ44 VMA_DQ45 VMA_DQ46 VMA_DQ47 VMA_DQ48 VMA_DQ49 VMA_DQ50 VMA_DQ51 VMA_DQ52 VMA_DQ53 VMA_DQ54 VMA_DQ55 VMA_DQ56 VMA_DQ57 VMA_DQ58 VMA_DQ59 VMA_DQ60 VMA_DQ61 VMA_DQ62 VMA_DQ63 1 GDDR5 U17C DDR2 GDDR3/GDDR5 DDR3 2 MEMORY INTERFACE B 5 1 Sheet 15 of 42 5 4 3 2 U17B TXCAP_DPA3P TXCAM_DPA3N TX0P_DPA2P TX0M_DPA2N DPA TX1P_DPA1P TX1M_DPA1N 10K/F_4 MEM_ID0 *10K/F_4 MEM_ID1 *10K/F_4 MEM_ID2 *10K/F_4 MEM_ID3 R501 R492 R491 R502 +3V_VGA R83 10K/F_4 GPIO24_TRSTB R489 10K/F_4 GPIO25_TDI R82 10K/F_4 GPIO27_TMS R571 *10K/F_4 GPIO5_PROCHOT# R95 10K/F_4 GPIO26_TCK DVPCNTL_MVP_0 DVPCNTL_MVP_1 DVPCNTL_0 DVPCNTL_1 DVPCNTL_2 DVPCLK DVPDATA_0 DVPDATA_1 DVPDATA_2 DVPDATA_3 DVPDATA_4 DVPDATA_5 DVPDATA_6 DVPDATA_7 DVPDATA_8 DVPDATA_9 DVPDATA_10 DVPDATA_11 DVPDATA_12 DVPDATA_13 DVPDATA_14 DVPDATA_15 DVPDATA_16 DVPDATA_17 DVPDATA_18 DVPDATA_19 DVPDATA_20 DVPDATA_21 DVPDATA_22 DVPDATA_23 TX2P_DPA0P TX2M_DPA0N TXCBP_DPB3P TXCBM_DPB3N DPB DPD I2C C R81 R72 +3V_VGA 4.7K_4 4.7K_4 AK26 AJ26 [17] [17] [17] [17] [17] AH20 AH18 AN16 AH23 AJ23 GPIO5_PROCHOT# AH17 *0_4 AJ17 AK17 VGA_GPIO8 AJ13 VGA_GPIO9 AH15 VGA_GPIO10 AJ16 VGA_GPIO11 AK16 AL16 AM16 AM14 AM13 AK14 AG30 *10K_4 AN14 TEMP_FAIL AM17 AL13 VGA_GPIO21 AJ14 AK13 VGA_CLKRQ AN13 GPIO24_TRSTB AM23 GPIO25_TDI AN23 GPIO26_TCK AK23 GPIO27_TMS AL24 GPIO28_TDO AM24 AJ19 AK19 AJ20 AK20 AJ24 AH26 AH24 VGA_GPIO0 VGA_GPIO1 VGA_GPIO2 G_SMBDAT G_SMBCLK [29] GPU_PROCHOT# R570 [17] GPU_LVDS_BLON [17] VGA_GPIO8 [17] VGA_GPIO9 [17] VGA_GPIO10 [17] VGA_GPIO11 [17] VGA_GPIO12 [17] VGA_GPIO13 [17,40] GFX_CORE_CNTRL0 TP6 +3V_VGA R64 [17,40] GFX_CORE_CNTRL1 [17] VGA_GPIO21 [17] VGA_GPIO22 [17] TP8 TP46 TP3 TP7 TP2 TP9 TP5 GENERICC B R87 10K/F_4 TEMP_FAIL AK24 GPIO_0 GPIO_1 GPIO_2 GPIO_3_SMBDATA GPIO_4_SMBCLK GPIO_5_AC_BATT GPIO_6 GPIO_7_BLON GPIO_8_ROMSO GPIO_9_ROMSI GPIO_10_ROMSCK GPIO_11 GPIO_12 GPIO_13 GPIO_14_HPD2 GPIO_15_PWRCNTL_0 GPIO_16_SSIN GPIO_17_THERMAL_INT GPIO_18_HPD3 GPIO_19_CTF GPIO_20_PWRCNTL_1 GPIO_21_BB_EN GPIO_22_ROMCSB GPIO_23_CLKREQB JTAG_TRSTB JTAG_TDI JTAG_TCK JTAG_TMS JTAG_TDO GENERICA GENERICB GENERICC GENERICD GENERICE_HPD4 GENERICF GENERICG XTALIN XTALOUT sϮ͘͘͘ĞůĞƚĞ><ͺϮϳDͺs'ͺϮ&ZKD>K</͕ZϰϵϬ AW34 AW35 AV33 AU34 AF29 AG29 R488 2 Y6 C731 27P/50V_4 1M/F_4 1 [17] 27MHZ C732 27P/50V_4 GPIO28 GPIO28 AK32 +1.8V_TSVDD AJ32 AJ33 D AH35 AJ36 L13 TX5P_DPB0P TX5M_DPB0N AT33 AU32 (1.8V@150mA DPLL_PVDD) HCB1608KF-181T15/1.5A_6 AU14 AV13 TXCLK_LP_DPE3P TXCLK_LN_DPE3N TX0P_DPC2P TX0M_DPC2N TXOUT_L0P_DPE2P TXOUT_L0N_DPE2N TX1P_DPC1P TX1M_DPC1N AU16 AV15 TXOUT_L1P_DPE1P TXOUT_L1N_DPE1N AR37 AU39 TX2P_DPC0P TX2M_DPC0N AT17 AR16 TXOUT_L2P_DPE0P TXOUT_L2N_DPE0N AP35 AR35 TXOUT_L3P TXOUT_L3N AN36 AP37 AU20 AT19 TX3P_DPD2P TX3M_DPD2N AT21 AR20 TX4P_DPD1P TX4M_DPD1N AU22 AV21 TX5P_DPD0P TX5M_DPD0N AT23 AR22 R RB AD39 AD37 GPU_CRT_R G GB AE36 AD35 GPU_CRT_G B BB AF37 AE38 GPU_CRT_B HSYNC VSYNC AC36 AC38 C199 10U/6.3V_8 AP34 AR34 AW37 AU35 +1.0V_VGA (1.0V@300mA DPLL_VDDC) L45 HCB1608KF-181T15/1.5A_6 C715 10U/6.3V_8 DPLUS DMINUS AD34 AE34 R2 R2B AC30 AC31 G2 G2B AD30 AD31 B2 B2B AF30 AF31 C Y COMP AC32 AD32 AF32 L9 C172 10U/6.3V_8 C173 1U/6.3V_4 C TP62 TP63 +1.8V_VGA GPU_HSYNC GPU_VSYNC HCB1608KF-181T15/1.5A_6 GPU_HSYNC [17] GPU_VSYNC [17] L40 +1.8V_AVDD (DAC1_AVDD: 1.8V@70mA+42mA) R481 499/F_4 +1.8V_AVDD +VDD1D +1.8V_VGA (DAC1_VDD1DI:1.8V@100mA) +VDD1D L44 HCB1608KF-181T15/1.5A_6 C708 C706 10U/6.3VS_6 1U/6.3V_4 C705 0.1U/10V_4 B DDC1CLK DDC1DATA AD29 AC29 For FL/GL support on Seymour/Thames only HSYNC_DAC2 [17] VSYNC_DAC2 [17] Seymour/Whistler: GENCLK_VSYNC AG31 AG32 Thames INSTALL, do not install for Chelsea PS_0 should be tied to GND on Thames AG33 AD33 AF33 R49 AA29 DAC2_RSET TP1 AM26 AN26 AN20 AM20 AL30 AM30 DDCCLK_AUX4P DDCDATA_AUX4N AL29 AM29 [8] VGA_CLK_REQ# AJ30 AJ31 NC_DDCCLK_AUX7P NC_DDCDATA_AUX7N AK30 AK29 1 Q9 *2N7002E 3 R110 *4.7K_4 VGA_CLKRQ C217 *0.1U/10V_4 AN21 AM21 DDC6CLK DDC6DATA *3,2 9 9 9 6H\PRXU &175/ &175/ *3,2 *3,2 5D!.RKP 9 5E!.RKP 9 GHIDXOW 9 9 +3V_VGA GPU_DDCCLK *4.7K/F_4 GPU_DDCDATA *4.7K/F_4 R65 R63 0(0,' 0(0B,' 3XOO+LJK 0(0B,' 3XOO+LJK 0(0B,' 3XOO+LJK 0(0B,' 3XOO+LJK ''57\SH 6L]H &RQILJXUDWLRQ 6DPVXQJ.:*&+& *ELWV 4XDQWD31$.'0*:7 +\QL[+74*')5& *ELWV 4XDQWD31$.'0*:7: 6DQVXQJ.:**%& *ELWV 4XDQWD31$.'(**7 +\QL[+74*')5& *ELWV 4XDQWD31$.'/=:7: * * * * * 0 * 0 [SFV [SFV [SFV [SFV [SFV [SFV [SFV [SFV 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF [14,18,39] +1.0V_VGA [14,18,39] +1.8V_VGA [15,17,18,39,40] +3V_VGA 1% Size Custom Document Number 3 2 Rev 2A AMD Thames/Seymoyr DISPLAY3/5 Date: Wednesday, March 07, 2012 4 GHIDXOW9 +3V_VGA AM27 AL27 AUX2P AUX2N &175/ *3,2 +3V AM19 AL19 DDCCLK_AUX3P DDCDATA_AUX3N &175/ 7KDPHV *0_4/S Thames Pro/Seymour XT_M2 5 +1.8V_TSVDD VGA STRAPS H2SYNC V2SYNC DDCCLK_AUX5P DDCDATA_AUX5N TS_FDO TSVDD TSVSS +1.0VDPLL_VDDC C719 0.1U/10V_4 HCB1608KF-181T15/1.5A_6 DV2...Add GPU CRT test point for debug DAC2 AUX1P AUX1N THERMAL C720 1U/6.3V_4 +1.8V_VGA Thames Pro/Seymour XT_M2 AB34 DAC1_RSET AC33 AC34 DDC2CLK DDC2DATA XO_IN XO_IN2 XTALIN XTALOUT C202 0.1U/10V_4 VGA STRAPS AVDD AVSSQ A2VSSQ DPLL_VDDC C205 1U/6.3V_4 (1.8V@20mA TSVDD) VDD1DI VSS1DI VREFG DPLL_PVDD DPLL_PVSS +1.8VDPLL_PVDD LVTMDP AT15 AR14 A2VDDQ XTALIN XTALOUT A AJ38 AK37 +1.8V_VGA RSET DDC/AUX AN31 TXOUT_U1P_DPF1P TXOUT_U1N_DPF1N AG38 AH37 HPD1 PLL/CLOCK +1.0VDPLL_VDDC AR30 AT29 AK35 AL36 AF35 AG36 R2SET GND Option If XO_IN/XO_IN2 not used For M97, XO_IN and XO_IN2 should be grounded TXOUT_U0P_DPF2P TXOUT_U0N_DPF2N TXOUT_U3P TXOUT_U3N DAC1 C247 0.1U/10V_4 AM32 AN32 TXCLK_UP_DPF3P TXCLK_UN_DPF3N AT27 AR26 TXOUT_U2P_DPF0P TXOUT_U2N_DPF0N A2VDD +1.8VDPLL_PVDD 10K_4 10K_4 AR32 AT31 VDD2DI VSS2DI +VGA_VREFG AH13 R71 R70 TP61 R139 R138 249/F_4 AU26 AV25 SCL SDA +1.8V_VGA PLACE VREFG DIVIDER AND CAP 499/F_4 CLOSE TO ASIC AK27 AJ27 AV31 AU30 GENERAL PURPOSE I/O GPIO0: option to control PSI in future products - not currently qualified VARY_BL DIGON AT25 AR24 TX4P_DPB1P TX4M_DPB1N TXCDP_DPD3P TXCDM_DPD3N *10K/F_4 GPIO5_PROCHOT# R572 AU24 AV23 TX3P_DPB2P TX3M_DPB2N TXCCP_DPC3P TXCCM_DPC3N DPC LVDS CONTROL 2 +1.8V_VGA AR8 AU8 AP8 AW8 AR3 AR1 AU1 AU3 AW3 AP6 AW5 AU5 AR6 AW6 AU6 AT7 AV7 AN7 AV9 AT9 AR10 AW10 AU10 AP10 AV11 AT11 AR12 AW12 AU12 AP12 U17G MUTI GFX D 1 1 Sheet 16 of 42 A 5 4 3 +3V_VGA U17F D C B A AB39 E39 F34 F39 G33 G34 H31 H34 H39 J31 J34 K31 K34 K39 L31 L34 M34 M39 N31 N34 P31 P34 P39 R34 T31 T34 T39 U31 U34 V34 V39 W31 W34 Y34 Y39 F15 F17 F19 F21 F23 F25 F27 F29 F31 F33 F7 F9 G2 G6 H9 J2 J27 J6 J8 K14 K7 L11 L17 L2 L22 L24 L6 M17 M22 M24 N16 N18 N2 N21 N23 N26 N6 R15 R17 R2 R20 R22 R24 R27 R6 T11 T13 T16 T18 T21 T23 T26 U15 U17 U2 U20 U22 U24 U27 U6 V11 V16 V18 V21 V23 V26 W2 W6 Y15 Y17 Y20 Y22 Y24 Y27 U13 V13 PCIE_VSS#1 PCIE_VSS#2 PCIE_VSS#3 PCIE_VSS#4 PCIE_VSS#5 PCIE_VSS#6 PCIE_VSS#7 PCIE_VSS#8 PCIE_VSS#9 PCIE_VSS#10 PCIE_VSS#11 PCIE_VSS#12 PCIE_VSS#13 PCIE_VSS#14 PCIE_VSS#15 PCIE_VSS#16 PCIE_VSS#17 PCIE_VSS#18 PCIE_VSS#19 PCIE_VSS#20 PCIE_VSS#21 PCIE_VSS#22 PCIE_VSS#23 PCIE_VSS#24 PCIE_VSS#25 PCIE_VSS#26 PCIE_VSS#27 PCIE_VSS#28 PCIE_VSS#29 PCIE_VSS#30 PCIE_VSS#31 PCIE_VSS#32 PCIE_VSS#33 PCIE_VSS#34 PCIE_VSS#35 GND#1 GND#2 GND#3 GND#4 GND#5 GND#6 GND#7 GND#8 GND#9 GND#10 GND#11 GND#12 GND#13 GND#14 GND#15 GND#16 GND#17 GND#18 GND#19 GND#20 GND#21 GND#22 GND#23 GND#24 GND#25 GND#26 GND#27 GND#28 GND#29 GND#30 GND#31 GND#32 GND#33 GND#34 GND#35 GND#36 GND#37 GND#38 GND#39 GND#40 GND#41 GND#42 GND#43 GND#44 GND#45 GND#46 GND#47 GND#48 GND#49 GND#50 GND#51 GND#52 GND#53 GND#54 GND#55 GND#56 GND#57 GND#58 GND#59 GND#60 GND/PX_EN#61 GND#62 GND#63 GND#64 GND#65 GND#66 GND#67 GND#68 GND#69 GND#70 GND#71 GND#72 GND#73 GND#74 GND#75 GND#76 GND#77 GND#78 GND GND#100 GND#101 GND#102 GND#103 GND#104 GND#105 GND#106 GND#107 GND#108 GND#109 GND#110 GND#111 GND#112 GND#113 GND#114 GND#115 GND#116 GND#117 GND#118 GND#119 GND#120 GND#121 GND#122 GND#123 GND#124 GND#125 GND#126 GND#127 GND#128 GND#129 GND#130 GND#131 GND#132 GND#133 GND#134 GND#135 GND#136 GND#137 GND#138 GND#139 GND#140 GND#141 GND#142 GND#143 GND#144 GND#145 GND#146 GND#147 GND#148 GND#149 GND#150 GND#151 GND#153 GND#154 GND#155 GND#156 GND#157 GND#158 GND#159 GND#160 GND#161 GND#163 GND#164 GND#165 GND#166 GND#167 GND#168 GND#169 GND#170 GND#171 GND#172 GND#173 GND#174 GND#175 GND#152 GND#162 GND#80 GND#81 GND#82 GND#83 GND#84 GND#85 GND#86 GND#87 GND#88 GND#89 GND#90 GND#91 GND#92 GND#93 GND#94 GND#95 GND#96 GND#97 GND#98 GND#99 VSS_MECH#1 VSS_MECH#2 VSS_MECH#3 A3 A37 AA16 AA18 AA2 AA21 AA23 AA26 AA28 AA6 AB12 AB15 AB17 AB20 AB22 AB24 AB27 AC11 AC13 AC16 AC18 AC2 AC21 AC23 AC26 AC28 AC6 AD15 AD17 AD20 AD22 AD24 AD27 AD9 AE2 AE6 AF10 AF16 AF18 AF21 AG17 AG2 AG20 AG22 AG6 AG9 AH21 AJ10 AJ11 AJ2 AJ28 AJ6 AK11 AK31 AK7 AL11 AL14 AL17 AL2 AL20 AL21 AL23 AL26 AL32 AL6 AL8 AM11 AM31 AM9 AN11 AN2 AN30 AN6 AN8 AP11 AP7 AP9 AR5 [16] VGA_GPIO0 [16] VGA_GPIO1 [16] VGA_GPIO2 [16] VGA_GPIO8 [16] VGA_GPIO9 [16] VGA_GPIO13 [16] VGA_GPIO12 [16] VGA_GPIO11 [16] *10K/F_4 R85 *10K/F_4 R104 *10K/F_4 R92 *10K/F_4 R74 *10K/F_4 R76 R90 10K/F_4 *10K/F_4 R75 R89 10K/F_4 *10K/F_4 R88 R103 R102 VGA_GPIO10 [16] GENERICC [16] VGA_GPIO22 [16] GPU_VSYNC *10K/F_4 10K/F_4 R86 *10K/F_4 R93 *10K/F_4 R476 R477 10K/F_4 *10K/F_4 Re Rf [16] HSYNC_DAC2 [16] GPU_LVDS_BLON Rg R58 *10K/F_4 R57 *10K/F_4 R107 R94 *10K/F_4 10K/F_4 R91 MLPS GPIO PIN DESCRIPTION OF DEFAULT SETTINGS MLPS_DISABLE NA GPIO_28_FDO Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP TX_PWRS_ENB PS_1[4] GPIO0 Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing TX_DEEMPH_EN PS_1[5] GPIO1 PCIE Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled X BIF_GEN3_EN_A PS_1[1] GPIO2 PCIE Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on 1 BIF_VGA DIS PS_2[4] GPIO9 VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU) 0 ROMIDCFG[2:0] PS_0[3..1] GPIO[13:11] 10K_4 *10K/F_4 R137 R78 [16,40] GFX_CORE_CNTRL0 [16,40] GFX_CORE_CNTRL1 *3K/F_4 *3K/F_4 '&dž^DƵƐ/ƐŽůĂƚŝŽŶ R97 R96 X +3V_VGA Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis) XXX C PS_2[3] GPIO22 Enable external BIOS ROM device 0: Disabled 1: Enabled X AUD[1] AUD[0] NA NA HSYNC VSYNC 00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature. XX CEC_DIS PS_0[4] GENLK_VSYNC Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled RESERVED RESERVED RESERVED RESERVED PS_1[3] PS_1[2] NA NA GENLK_CLK GPIO8 GPIO21 GENERICC Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only) 4.7K_4 4.7K_4 X 0_4 NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOS ARE USEED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET 5 G_SMBCLK G_SMBCLK 4 MBCLK2 3 [8,13,26,28,29] 2 G_SMBDAT G_SMBDAT 1 MBDATA2 [8,13,26,28,29] 6 AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0] 2N7002DW B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B7 B9 C1 C39 E35 E5 F11 F13 Power Up/Down Sequence A39 AW1 AW39 +VGA_CORE VDDC +VGA_CORE VDDCI +1.5V_VGA VDDR1 +3.3V_Delay VDDR3 +1.8V_VGA VDDR4 +1.8V_VGA VDD_CT 0 0 0 0 PS_3[5] PS_3[4] PS_0[5] NA NA NA STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable 20ms B GPIO9 GPIO13 GPIO12 GPIO11 ROMIDCFG2 ROMIDCFG1 ROMIDCFG0 128M 0 0 256M 64M 0 0 32M 0 512M 0 1G 0 2G 0 4G Memory Aperture size 20ms XXX BIOSROM 0 0 0 0 1 1 1 1 [15,16,18,39,40] +3V_VGA 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 1% Size Custom Document Number 3 2 Rev 2A AMD Thames/Seymoyr(GD&Str)4/5 Date: Wednesday, March 07, 2012 4 A 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF Thames Pro/Seymour XT_M2 5 D X BIOS_ROM_EN Q7 [16] Default Setting STRAPS 10K/F_4 *10K/F_4 GPIO28 R68 GPIO28 [16] VGA_GPIO21 [16] Rh [16] VSYNC_DAC2 R493 1 CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET *10K/F_4 R479 R480 [16] GPU_HSYNC [16] R84 2 STRAPS 1 Sheet 17 of 42 5 4 3 2 1 U17E PCIE C1 2.2U/6.3V_4 C629 2.2U/6.3V_4 C624 2.2U/6.3V_4 C681 0.1U/10V_4 C621 2.2U/6.3V_4 C117 1U/6.3V_4 C39 1U/6.3V_4 C74 1U/6.3V_4 C78 1U/6.3V_4 C642 2.2U/6.3V_4 C622 2.2U/6.3V_4 C690 2.2U/6.3V_4 C210 2.2U/6.3V_4 C625 2.2U/6.3V_4 C694 2.2U/6.3V_4 C113 0.1U/10V_4 C23 1U/6.3V_4 C13 1U/6.3V_4 C627 1U/6.3V_4 AC7 AD11 AF7 AG10 AJ7 AK8 AL9 G11 G14 G17 G20 G23 G26 G29 H10 J7 J9 K11 K13 K8 L12 L16 L21 L23 L26 L7 M11 N11 P7 R11 U11 U7 Y11 Y7 D C25 10U/6.3V_8 C20 10U/6.3V_8 C646 22U/6.3VS_8 C668 22U/6.3VS_8 C849 100u_6.3V_1206 C850 100u_6.3V_1206 VDDR1#1 VDDR1#2 VDDR1#3 VDDR1#4 VDDR1#5 VDDR1#6 VDDR1#7 VDDR1#8 VDDR1#9 VDDR1#10 VDDR1#11 VDDR1#12 VDDR1#13 VDDR1#14 VDDR1#15 VDDR1#16 VDDR1#17 VDDR1#18 VDDR1#19 VDDR1#20 VDDR1#21 VDDR1#22 VDDR1#23 VDDR1#24 VDDR1#25 VDDR1#26 VDDR1#27 VDDR1#28 VDDR1#29 VDDR1#30 VDDR1#31 VDDR1#32 VDDR1#33 VDDR1#34 AF26 AF27 AG26 AG27 +VDDR4 C L15 C729 10U/6.3V_8 HCB1608KF-181T15/1.5A_6 C721 1U/6.3V_4 C159 0.1U/10V_4 C733 0.1U/10V_4 VDD_CT#1 VDD_CT#2 VDD_CT#3 VDD_CT#4 I/O C223 C207 C166 0.1U/10V_4 10U/6.3VS_6 1U/6.3V_4 C153 0.1U/10V_4 (3.3V@60mA VDDR3) +3V_VGA C229 10U/6.3V_8 +MPV18 L1 HCB1608KF-181T15/1.5A_6 +VDDR4 C165 1U/6.3V_4 VDDR4 for DVPDATA[12..23] C17 1U/6.3V_4 C16 10U/6.3VS_6 +VDDR4 C18 0.1U/10V_4 (VDDR4_5 : 1.8V@20/170mA) VDDR5 for DVPDATA[0..11] AF23 AF24 AG23 AG24 VDDR3#1 VDDR3#2 VDDR3#3 VDDR3#4 AF13 AF15 AG13 AG15 VDDR4#4 VDDR4#5 VDDR4#7 VDDR4#8 AD12 AF11 AF12 AG11 VDDR4#1 VDDR4#2 VDDR4#3 VDDR4#6 VDDCI#1 VDDCI#2 VDDCI#3 VDDCI#4 VDDCI#5 VDDCI#6 VDDCI#7 VDDCI#8 VDDCI#9 VDDCI#10 VDDCI#11 VDDCI#12 VDDCI#13 VDDCI#14 ISOLATED VDDCI#15 CORE I/O VDDCI#16 VDDCI#17 VDDCI#18 VDDCI#19 VDDCI#20 VDDCI#21 VDDCI#22 AA13 AB13 AC12 AC15 AD13 AD16 M15 M16 M18 M23 N13 N15 N17 N20 N22 R12 R13 R16 T12 T15 V15 Y13 +SPV18 L17 HCB1608KF-181T15/1.5A_6 C204 10U/6.3V_8 M20 M21 C192 1U/6.3V_4 C196 0.1U/10V_4 V12 U12 NC_VDDRHA NC_VSSRHA NC_VDDRHB NC_VSSRHB B L39 HCB1608KF-181T15/1.5A_6 PLL (1.8V@40mA PCIE_PVDD) +PCIE_PVDD AB37 +MPV18 C678 10U/6.3V_8 C687 1U/6.3V_4 C683 1U/6.3V_4 H7 H8 PCIE_PVDD MPV18#1 MPV18#2 HCB1608KF-181T15/1.5A_6 L8 (1.8V@500mA PCIE_VDDR) +1.8V_PCIE_VDDR C139 0.1U/10V_4 C140 1U/6.3V_4 C137 1U/6.3V_4 C138 1U/6.3V_4 C133 10U/6.3V_8 +1.0V_VGA D (1.0V@2000mA PCIE_VDDC) C158 1U/6.3V_4 C168 1U/6.3V_4 C240 1U/6.3V_4 C80 0.1U/6.3V_4 C95 C251 0.1U/10V_4 1U/6.3V_4 C250 1U/6.3V_4 C252 10U/6.3V_8 DV2...Change Footprint to 1206 +VGACORE C105 1U/6.3V_4 C111 1U/6.3V_4 C97 1U/6.3V_4 C106 1U/6.3V_4 C124 1U/6.3V_4 C88 1U/6.3V_4 C94 1U/6.3V_4 C110 1U/6.3V_4 C132 2.2U/6.3V_4 C134 2.2U/6.3V_4 C121 1U/6.3V_4 C104 1U/6.3V_4 + C671 2.2U/6.3V_4 C150 2.2U/6.3V_4 C120 2.2U/6.3V_4 C116 2.2U/6.3V_4 C144 22U/6.3VS_8 C129 10U/6.3VS_6 C108 10U/6.3VS_6 C91 2.2U/6.3V_4 C96 2.2U/6.3V_4 C119 100u_6.3V_1206 C126 2.2U/6.3V_4 C C151 10U/6.3VS_6 C141 10U/6.3VS_6 C127 10U/6.3VS_6 C164 10U/6.3VS_6 C152 10U/6.3VS_6 C163 10U/6.3VS_6 B +SPV18 (SPV10 :1.0V@120mA) +1.0V_VGA G30 G31 H29 H30 J29 J30 L28 M28 N28 R28 T28 U28 AA15 AA17 AA20 AA22 AA24 AA27 AB16 AB18 AB21 AB23 AB26 AB28 AC17 AC20 AC22 AC24 AC27 AD18 AD21 AD23 AD26 AF17 AF20 AF22 AG16 AG18 AG21 AH22 AH27 AH28 M26 N24 N27 R18 R21 R23 R26 T17 T20 T22 T24 T27 U16 U18 U21 U23 U26 V17 V20 V22 V24 V27 Y16 Y18 Y21 Y23 Y26 Y28 LEVEL TRANSLATION (1.8V@136mA VDD_CT) HCB1608KF-181T15/1.5A_6 PCIE_VDDC#1 PCIE_VDDC#2 PCIE_VDDC#3 PCIE_VDDC#4 PCIE_VDDC#5 PCIE_VDDC#6 PCIE_VDDC#7 PCIE_VDDC#8 PCIE_VDDC#9 PCIE_VDDC#10 PCIE_VDDC#11 PCIE_VDDC#12 VDDC#1 VDDC#2 VDDC#3 VDDC#4 VDDC#5 VDDC#6 VDDC#7 VDDC#8 VDDC#9 VDDC#10 VDDC#11 VDDC#12 VDDC#13 VDDC#14 VDDC#15 VDDC#16 VDDC#17 VDDC#18 VDDC#19 VDDC#20 VDDC#21 VDDC#22 VDDC#23 VDDC#24 VDDC#25 VDDC#26 VDDC#27 VDDC#28 VDDC#29 VDDC#30 VDDC#31 VDDC#32 VDDC#33 VDDC#34 VDDC#35 VDDC#36 VDDC#37 VDDC#38 VDDC#39 VDDC#40 VDDC#41 VDDC#42 VDDC#43 VDDC#44 VDDC#45 VDDC#46 VDDC#47 VDDC#48 VDDC#49 VDDC#50 VDDC#51 VDDC#52 VDDC#53 VDDC#54 VDDC#55 VDDC#56 VDDC#57 VDDC#58 POWER L46 AA31 AA32 AA33 AA34 V28 W29 W30 Y31 CORE +1.8V_VGA +1.8V_VDDC_CT PCIE_VDDR#1 PCIE_VDDR#2 PCIE_VDDR#3 PCIE_VDDR#4 PCIE_VDDR#5 PCIE_VDDR#6 PCIE_VDDR#7 PCIE_VDDR#8 1 C686 2.2U/6.3V_4 C2 10U/6.3V_8 MEM I/O (VDDR1: 1.5V@9.1A ) 2 +1.5V_VGA +1.8V_VGA L16 AM10 HCB1608KF-181T15/1.5A_6 C201 10U/6.3V_8 +SPV10 C191 1U/6.3V_4 AN9 AN10 C195 0.1U/10V_4 SPV18 SPV10 SPVSS VOLTAGE SENESE [40] VGACORESENSE AF28 FB_VDDC AG28 FB_VDDCI AH29 FB_GND R69 *0_4 +VGACORE C70 1U/6.3V_4 C145 1U/6.3V_4 C86 1U/6.3V_4 C146 1U/6.3V_4 C77 2.2U/6.3V_4 C669 0.1U/10V_4 C149 A Thames Pro/Seymour XT_M2 [2,6,7,8,9,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V [7,10,21,22,23,24,26,28,38] +5V [14,16,39] +1.0V_VGA [40] +VGACORE [15,19,20,27,39] +1.5V_VGA [14,16,39] +1.8V_VGA [15,16,17,39,40] +3V_VGA 5 4 A C131 C143 22U/6.3VS_8 22U/6.3VS_8 22U/6.3VS_8 3 2 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number Rev 2A AMD Thames/Seymoyr(POWER) 5/5 Date: Wednesday, March 07, 2012 1 Sheet 18 of 42 5 4 VRAM1 D VREFC_VMA1 M9 VREFD_VMA1 H2 VREFCA VREFDQ [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] VMA_MA0 VMA_MA1 VMA_MA2 VMA_MA3 VMA_MA4 VMA_MA5 VMA_MA6 VMA_MA7 VMA_MA8 VMA_MA9 VMA_MA10 VMA_MA11 VMA_MA12 VMA_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 [15] [15] [15] VMA_BA0 VMA_BA1 VMA_BA2 M3 N9 M4 BA0 BA1 BA2 [15] [15] [15] VMA_CLK0 VMA_CLK0# VMA_CKE0 J8 K8 K10 [15] [15] [15] [15] [15] VMA_ODT0 VMA_CS0# VMA_RAS0# VMA_CAS0# VMA_WE0# K2 L3 J4 K4 L4 VMA_RDQS0 VMA_RDQS2 F4 C8 VMA_DM0 VMA_DM2 E8 D4 DML DMU VMA_WDQS0 VMA_WDQS2 G4 B8 DQSL DQSU C [15,20] VMA_ZQ1 R2 *243/F_4 VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 ZQ/ZQ0 A1 T1 A11 T11 NC NC NC NC J2 L2 J10 L10 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 E4 F8 F3 F9 H4 H9 G3 H8 VRAM5 VMA_DQ0 VMA_DQ7 VMA_DQ2 VMA_DQ6 VMA_DQ3 VMA_DQ4 VMA_DQ1 VMA_DQ5 VMA_DQ17 VMA_DQ22 VMA_DQ23 VMA_DQ18 VMA_DQ21 VMA_DQ19 VMA_DQ20 VMA_DQ16 D8 C4 C9 C3 A8 A3 B9 A4 VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B3 D10 G8 K3 K9 N2 N10 R2 R10 VREFC_VMA2 VREFD_VMA2 M9 H2 VREFCA VREFDQ VMA_MA0 VMA_MA1 VMA_MA2 VMA_MA3 VMA_MA4 VMA_MA5 VMA_MA6 VMA_MA7 VMA_MA8 VMA_MA9 VMA_MA10 VMA_MA11 VMA_MA12 VMA_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 VMA_BA0 VMA_BA1 VMA_BA2 M3 N9 M4 BA0 BA1 BA2 VMA_CLK0 VMA_CLK0# VMA_CKE0 +1.5V_VGA J8 K8 K10 CK CK CKE/CKE0 A2 A9 C2 C10 D3 E10 F2 H3 H10 VMA_ODT0 VMA_CS0# VMA_RAS0# VMA_CAS0# VMA_WE0# K2 L3 J4 K4 L4 VMA_RDQS1 VMA_RDQS3 F4 C8 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 VMA_DM1 VMA_DM3 E8 D4 DML DMU VMA_WDQS1 VMA_WDQS3 G4 B8 DQSL DQSU VM_RST# T3 VMA_ZQ2 Should be 240 Ohms +-1% B2 B10 D2 D9 E3 E9 F10 G2 G10 R451 *243/F_4 L9 1 VRAM2 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 RESET ZQ/ZQ0 NC NC NC NC J2 L2 J10 L10 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 E4 F8 F3 F9 H4 H9 G3 H8 VMA_DQ13 VMA_DQ12 VMA_DQ15 VMA_DQ10 VMA_DQ11 VMA_DQ8 VMA_DQ14 VMA_DQ9 D8 C4 C9 C3 A8 A3 B9 A4 VMA_DQ31 VMA_DQ25 VMA_DQ30 VMA_DQ26 VMA_DQ29 VMA_DQ27 VMA_DQ28 VMA_DQ24 VREFC_VMA3 VREFD_VMA3 M9 H2 VREFCA VREFDQ VMA_MA0 VMA_MA1 VMA_MA2 VMA_MA3 VMA_MA4 VMA_MA5 VMA_MA6 VMA_MA7 VMA_MA8 VMA_MA9 VMA_MA10 VMA_MA11 VMA_MA12 VMA_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 VMA_BA0 VMA_BA1 VMA_BA2 M3 N9 M4 BA0 BA1 BA2 +1.5V_VGA VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 A1 T1 A11 T11 100-BALL SDRAM DDR3 *K4W1G1646E-HC12 +1.5V_VGA 2 CHANNEL A: 256MB/512MB DDR3 +1.5V_VGA VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 RESET L9 Should be 240 Ohms +-1% DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 T3 VM_RST# DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 CK CK CKE/CKE0 VMA_ODT0 3 [15] VMA_DQ[63..0] [15] VMA_DM[7..0] [15] VMA_WDQS[7..0] [15] VMA_RDQS[7..0] VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B3 D10 G8 K3 K9 N2 N10 R2 R10 +1.5V_VGA A2 A9 C2 C10 D3 E10 F2 H3 H10 [15] [15] [15] VMA_CLK1 VMA_CLK1# VMA_CKE1 [15] [15] [15] [15] [15] VMA_ODT1 VMA_CS1# VMA_RAS1# VMA_CAS1# VMA_WE1# J8 K8 K10 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 K2 L3 J4 K4 L4 VMA_RDQS5 VMA_RDQS4 F4 C8 VMA_DM5 VMA_DM4 E8 D4 DML DMU VMA_WDQS5 VMA_WDQS4 G4 B8 DQSL DQSU VM_RST# T3 Should be 240 Ohms +-1% B2 B10 D2 D9 E3 E9 F10 G2 G10 R450 *243/F_4 +1.5V_VGA +1.5V_VGA VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 RESET ZQ/ZQ0 A1 T1 A11 T11 NC NC NC NC J2 L2 J10 L10 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 E4 F8 F3 F9 H4 H9 G3 H8 VMA_DQ46 VMA_DQ44 VMA_DQ47 VMA_DQ43 VMA_DQ45 VMA_DQ41 VMA_DQ40 VMA_DQ42 D8 C4 C9 C3 A8 A3 B9 A4 VMA_DQ34 VMA_DQ36 VMA_DQ35 VMA_DQ37 VMA_DQ32 VMA_DQ39 VMA_DQ33 VMA_DQ38 VREFC_VMA4 VREFD_VMA4 M9 H2 VREFCA VREFDQ VMA_MA0 VMA_MA1 VMA_MA2 VMA_MA3 VMA_MA4 VMA_MA5 VMA_MA6 VMA_MA7 VMA_MA8 VMA_MA9 VMA_MA10 VMA_MA11 VMA_MA12 VMA_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 VMA_BA0 VMA_BA1 VMA_BA2 M3 N9 M4 BA0 BA1 BA2 +1.5V_VGA VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 L9 100-BALL SDRAM DDR3 *K4W1G1646E-HC12 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 CK CK CKE/CKE0 VMA_ODT1 VMA_ZQ3 VRAM6 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B3 D10 G8 K3 K9 N2 N10 R2 R10 VMA_CLK1 VMA_CLK1# VMA_CKE1 J8 K8 K10 A2 A9 C2 C10 D3 E10 F2 H3 H10 VMA_ODT1 VMA_CS1# VMA_RAS1# VMA_CAS1# VMA_WE1# K2 L3 J4 K4 L4 VMA_RDQS6 VMA_RDQS7 F4 C8 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 VMA_DM6 VMA_DM7 E8 D4 DML DMU VMA_WDQS6 VMA_WDQS7 G4 B8 DQSL DQSU VM_RST# T3 +1.5V_VGA R449 *243/F_4 A1 T1 A11 T11 NC NC NC NC J2 L2 J10 L10 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 100-BALL SDRAM DDR3 *K4W1G1646E-HC12 +1.5V_VGA RESET L9 ZQ/ZQ0 E4 F8 F3 F9 H4 H9 G3 H8 VMA_DQ49 VMA_DQ52 VMA_DQ50 VMA_DQ54 VMA_DQ51 VMA_DQ53 VMA_DQ48 VMA_DQ55 D8 C4 C9 C3 A8 A3 B9 A4 VMA_DQ63 VMA_DQ56 VMA_DQ62 VMA_DQ59 VMA_DQ60 VMA_DQ58 VMA_DQ61 VMA_DQ57 D DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 +1.5V_VGA B3 D10 G8 K3 K9 N2 N10 R2 R10 VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 +1.5V_VGA A2 A9 C2 C10 D3 E10 F2 H3 H10 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 VMA_ZQ4 Should be 240 Ohms +-1% B2 B10 D2 D9 E3 E9 F10 G2 G10 CK CK CKE/CKE0 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B2 B10 D2 D9 E3 E9 F10 G2 G10 C 100-BALL SDRAM DDR3 *K4W1G1646E-HC12 +1.5V_VGA +1.5V_VGA +1.5V_VGA +1.5V_VGA B B R1 *4.99K/F_4 R457 *4.99K/F_4 VREFC_VMA1 R9 *4.99K/F_4 R444 *4.99K/F_4 VREFD_VMA1 C24 *.1U/10V_4 R455 *4.99K/F_4 R453 *4.99K/F_4 VREFC_VMA2 C644 *.1U/10V_4 R447 *4.99K/F_4 VMA_CLK1 R443 *4.99K/F_4 VREFD_VMA2 C636 *.1U/10V_4 R452 *4.99K/F_4 VREFC_VMA3 C635 *.1U/10V_4 R446 *4.99K/F_4 R6 *40.2/F_4 R5 *40.2/F_4 C8 C33 *1U/6.3V_4 C11 VMA_CLK1_COMM *.01U/16V_4 R3 *40.2/F_4 *.01U/16V_4 C6 *1U/6.3V_4 C821 *1U/6.3V_4 C12 *.1U/10V_4 VREFD_VMA4 R448 *4.99K/F_4 C633 *.1U/10V_4 R454 *4.99K/F_4 C826 *1U/6.3V_4 C827 *1U/6.3V_4 C623 *1U/6.3V_4 C648 *1U/6.3V_4 C641 *1U/6.3V_4 C615 *1U/6.3V_4 C618 *1U/6.3V_4 C610 *1U/6.3V_4 C630 *1U/6.3V_4 C651 *1U/6.3V_4 C617 *1U/6.3V_4 C620 *1U/6.3V_4 C640 *1U/6.3V_4 C616 *1U/6.3V_4 C619 *1U/6.3V_4 C614 *1U/6.3V_4 C99 *.1U/10V_4 C639 *1U/6.3V_4 C611 *1U/6.3V_4 C647 *1U/6.3V_4 C613 *1U/6.3V_4 C612 *1U/6.3V_4 C5 *1U/6.3V_4 +1.5V_VGA C631 *1U/6.3V_4 C626 *1U/6.3V_4 C665 *1U/6.3V_4 C638 *1U/6.3V_4 C637 *1U/6.3V_4 C628 *1U/6.3V_4 C650 *1U/6.3V_4 C632 *1U/6.3V_4 C645 *1U/6.3V_4 C22 *10U/6.3V_6S [15,18,20,27,39] C657 *10U/6.3V_6S C4 10U/6.3V_6S C27 *10U/6.3V_6S C14 *10U/6.3V_6S C44 *10U/6.3V_6S C699 *10U/6.3V_6S C3 *10U/6.3V_6S C100 10U/6.3V_6S 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF C19 *10U/6.3V_6S 1% +1.5V_VGA Size Custom Document Number 3 2 Rev 2A VRAM-A (DDR3 BGA96) Date: Wednesday, March 07, 2012 4 A +1.5V_VGA C823 *.1U/10V_4 sϮ͘͘͘нϭ͘ϱsͺs'W 5 C643 *.1U/10V_4 +1.5V_VGA +1.5V_VGA C820 *1U/6.3V_4 R7 *4.99K/F_4 VREFC_VMA4 VMA_CLK0# +1.5V_VGA C822 *1U/6.3V_4 C634 *.1U/10V_4 +1.5V_VGA A C825 *1U/6.3V_4 VREFD_VMA3 R456 *4.99K/F_4 VMA_CLK0_COMM R4 *40.2/F_4 C824 *1U/6.3V_4 R445 *4.99K/F_4 +1.5V_VGA VMA_CLK0 VMA_CLK1# R8 *4.99K/F_4 1 Sheet 19 of 42 5 4 VRAM7 D VREFC_VMB1 M9 VREFD_VMB1 H2 VREFCA VREFDQ [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] VMB_MA0 VMB_MA1 VMB_MA2 VMB_MA3 VMB_MA4 VMB_MA5 VMB_MA6 VMB_MA7 VMB_MA8 VMB_MA9 VMB_MA10 VMB_MA11 VMB_MA12 VMB_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 [15] [15] [15] VMB_BA0 VMB_BA1 VMB_BA2 M3 N9 M4 BA0 BA1 BA2 [15] [15] [15] VMB_CLK0 VMB_CLK0# VMB_CKE0 J8 K8 K10 [15] [15] [15] [15] [15] VMB_ODT0 VMB_CS0# VMB_RAS0# VMB_CAS0# VMB_WE0# VMB_ODT0 K2 L3 J4 K4 L4 VMB_RDQS0 VMB_RDQS1 F4 C8 VMB_DM0 VMB_DM1 E8 D4 DML DMU VMB_WDQS0 VMB_WDQS1 G4 B8 DQSL DQSU C [15,19] CK CK CKE/CKE0 T3 VM_RST# VMB_ZQ1 L9 Should be 240 Ohms +-1% R467 243/F_4 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 ZQ/ZQ0 A1 T1 A11 T11 NC NC NC NC J2 L2 J10 L10 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 E4 F8 F3 F9 H4 H9 G3 H8 VMB_DQ2 VMB_DQ5 VMB_DQ3 VMB_DQ4 VMB_DQ0 VMB_DQ6 VMB_DQ1 VMB_DQ7 D8 C4 C9 C3 A8 A3 B9 A4 VMB_DQ15 VMB_DQ10 VMB_DQ14 VMB_DQ8 VMB_DQ12 VMB_DQ9 VMB_DQ13 VMB_DQ11 VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B3 D10 G8 K3 K9 N2 N10 R2 R10 VRAM3 VREFC_VMB2 VREFD_VMB2 M9 H2 VREFCA VREFDQ VMB_MA0 VMB_MA1 VMB_MA2 VMB_MA3 VMB_MA4 VMB_MA5 VMB_MA6 VMB_MA7 VMB_MA8 VMB_MA9 VMB_MA10 VMB_MA11 VMB_MA12 VMB_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 VMB_BA0 VMB_BA1 VMB_BA2 M3 N9 M4 BA0 BA1 BA2 VMB_CLK0 VMB_CLK0# VMB_CKE0 J8 K8 K10 +1.5V_VGA VMB_ODT0 VMB_CS0# VMB_RAS0# VMB_CAS0# VMB_WE0# VMB_RDQS2 VMB_RDQS3 F4 C8 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 VMB_DM2 VMB_DM3 E8 D4 DML DMU VMB_WDQS2 VMB_WDQS3 G4 B8 DQSL DQSU K2 L3 J4 K4 L4 VM_RST# T3 VMB_ZQ2 Should be 240 Ohms +-1% R22 243/F_4 L9 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 RESET ZQ/ZQ0 NC NC NC NC J2 L2 J10 L10 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 E4 F8 F3 F9 H4 H9 G3 H8 VMB_DQ16 VMB_DQ17 VMB_DQ23 VMB_DQ18 VMB_DQ21 VMB_DQ19 VMB_DQ22 VMB_DQ20 D8 C4 C9 C3 A8 A3 B9 A4 VMB_DQ26 VMB_DQ31 VMB_DQ28 VMB_DQ29 VMB_DQ25 VMB_DQ30 VMB_DQ24 VMB_DQ27 VREFC_VMB3 VREFD_VMB3 M9 H2 VREFCA VREFDQ VMB_MA0 VMB_MA1 VMB_MA2 VMB_MA3 VMB_MA4 VMB_MA5 VMB_MA6 VMB_MA7 VMB_MA8 VMB_MA9 VMB_MA10 VMB_MA11 VMB_MA12 VMB_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 VMB_BA0 VMB_BA1 VMB_BA2 M3 N9 M4 BA0 BA1 BA2 +1.5V_VGA VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B3 D10 G8 K3 K9 N2 N10 R2 R10 +1.5V_VGA A2 A9 C2 C10 D3 E10 F2 H3 H10 [15] [15] [15] VMB_CLK1 VMB_CLK1# VMB_CKE1 [15] [15] [15] [15] [15] VMB_ODT1 VMB_CS1# VMB_RAS1# VMB_CAS1# VMB_WE1# J8 K8 K10 VMB_ODT1 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 VMB_DM4 VMB_DM5 E8 D4 DML DMU VMB_WDQS4 VMB_WDQS5 G4 B8 DQSL DQSU VM_RST# T3 Should be 240 Ohms +-1% R56 243/F_4 +1.5V_VGA DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 RESET ZQ/ZQ0 A1 T1 A11 T11 NC NC NC NC J2 L2 J10 L10 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 E4 F8 F3 F9 H4 H9 G3 H8 VMB_DQ39 VMB_DQ37 VMB_DQ33 VMB_DQ34 VMB_DQ38 VMB_DQ32 VMB_DQ36 VMB_DQ35 D8 C4 C9 C3 A8 A3 B9 A4 VMB_DQ41 VMB_DQ46 VMB_DQ40 VMB_DQ45 VMB_DQ44 VMB_DQ42 VMB_DQ43 VMB_DQ47 VREFC_VMB4 VREFD_VMB4 M9 H2 VREFCA VREFDQ VMB_MA0 VMB_MA1 VMB_MA2 VMB_MA3 VMB_MA4 VMB_MA5 VMB_MA6 VMB_MA7 VMB_MA8 VMB_MA9 VMB_MA10 VMB_MA11 VMB_MA12 VMB_MA13 N4 P8 P4 N3 P9 P3 R9 R3 T9 R4 L8 R8 N8 T4 T8 M8 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15/BA3 VMB_BA0 VMB_BA1 VMB_BA2 M3 N9 M4 BA0 BA1 BA2 +1.5V_VGA VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 F4 C8 L9 VRAM8 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 CK CK CKE/CKE0 VMB_RDQS4 VMB_RDQS5 VMB_ZQ3 B2 B10 D2 D9 E3 E9 F10 G2 G10 K2 L3 J4 K4 L4 100-BALL SDRAM DDR3 K4W1G1646E-HC12 +1.5V_VGA 1 VRAM4 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 A1 T1 A11 T11 100-BALL SDRAM DDR3 K4W1G1646E-HC12 +1.5V_VGA CK CK CKE/CKE0 A2 A9 C2 C10 D3 E10 F2 H3 H10 B2 B10 D2 D9 E3 E9 F10 G2 G10 2 CHANNEL B: 256MB/512MB DDR3 +1.5V_VGA VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 RESET 3 [15] VMB_DQ[63..0] [15] VMB_DM[7..0] [15] VMB_WDQS[7..0] [15] VMB_RDQS[7..0] VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B3 D10 G8 K3 K9 N2 N10 R2 R10 VMB_CLK1 VMB_CLK1# VMB_CKE1 J8 K8 K10 A2 A9 C2 C10 D3 E10 F2 H3 H10 VMB_ODT1 VMB_CS1# VMB_RAS1# VMB_CAS1# VMB_WE1# K2 L3 J4 K4 L4 VMB_RDQS6 VMB_RDQS7 F4 C8 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 VMB_DM6 VMB_DM7 E8 D4 DML DMU VMB_WDQS6 VMB_WDQS7 G4 B8 DQSL DQSU VM_RST# T3 +1.5V_VGA VMB_ZQ4 Should be 240 Ohms +-1% B2 B10 D2 D9 E3 E9 F10 G2 G10 R497 243/F_4 NC/ODT1 NC/CS1 NC/CE1 NC/ZQ1 +1.5V_VGA +1.5V_VGA VMB_DQ63 VMB_DQ56 VMB_DQ60 VMB_DQ58 VMB_DQ62 VMB_DQ57 VMB_DQ61 VMB_DQ59 +1.5V_VGA A2 A9 C2 C10 D3 E10 F2 H3 H10 VSS#A10 VSS#B4 VSS#E2 VSS#G9 VSS#J3 VSS#J9 VSS#M2 VSS#M10 VSS#P2 VSS#P10 VSS#T2 VSS#T10 A10 B4 E2 G9 J3 J9 M2 M10 P2 P10 T2 T10 VSSQ#B2 VSSQ#B10 VSSQ#D2 VSSQ#D9 VSSQ#E3 VSSQ#E9 VSSQ#F10 VSSQ#G2 VSSQ#G10 B2 B10 D2 D9 E3 E9 F10 G2 G10 ZQ/ZQ0 J2 L2 J10 L10 D8 C4 C9 C3 A8 A3 B9 A4 +1.5V_VGA RESET NC NC NC NC VMB_DQ51 VMB_DQ53 VMB_DQ49 VMB_DQ52 VMB_DQ50 VMB_DQ55 VMB_DQ48 VMB_DQ54 B3 D10 G8 K3 K9 N2 N10 R2 R10 VDD#B3 VDD#D10 VDD#G8 VDD#K3 VDD#K9 VDD#N2 VDD#N10 VDD#R2 VDD#R10 ODT/ODT0 VDDQ#A2 CS /CS0 VDDQ#A9 RAS VDDQ#C2 CAS VDDQ#C10 WE VDDQ#D3 VDDQ#E10 VDDQ#F2 DQSL VDDQ#H3 DQSU VDDQ#H10 A1 T1 A11 T11 E4 F8 F3 F9 H4 H9 G3 H8 D DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 CK CK CKE/CKE0 L9 100-BALL SDRAM DDR3 K4W1G1646E-HC12 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 C 100-BALL SDRAM DDR3 K4W1G1646E-HC12 +1.5V_VGA +1.5V_VGA +1.5V_VGA B B R465 4.99K/F_4 R464 4.99K/F_4 VREFC_VMB1 R466 4.99K/F_4 C676 .1U/10V_4 R24 4.99K/F_4 VREFD_VMB1 R463 4.99K/F_4 R48 4.99K/F_4 VREFC_VMB2 C666 .1U/10V_4 R23 4.99K/F_4 R59 4.99K/F_4 VREFD_VMB2 C49 .1U/10V_4 R50 4.99K/F_4 R98 4.99K/F_4 VREFC_VMB3 C114 .1U/10V_4 R66 4.99K/F_4 R495 4.99K/F_4 VREFD_VMB3 C177 .1U/10V_4 R99 4.99K/F_4 R483 4.99K/F_4 VREFC_VMB4 C212 .1U/10V_4 R496 4.99K/F_4 VREFD_VMB4 C723 .1U/10V_4 R484 4.99K/F_4 C700 .1U/10V_4 +1.5V_VGA VMB_CLK0 +1.5V_VGA R20 40.2/F_4 C47 1U/6.3V_4 C48 C663 1U/6.3V_4 C682 1U/6.3V_4 C66 1U/6.3V_4 C662 1U/6.3V_4 C50 1U/6.3V_4 C660 1U/6.3V_4 C46 1U/6.3V_4 C658 1U/6.3V_4 VMB_CLK0_COMM .01U/16V_4 R21 40.2/F_4 C661 1U/6.3V_4 C667 1U/6.3V_4 C84 1U/6.3V_4 C664 1U/6.3V_4 C659 1U/6.3V_4 C51 1U/6.3V_4 C215 1U/6.3V_4 C92 1U/6.3V_4 C712 1U/6.3V_4 C728 1U/6.3V_4 C711 1U/6.3V_4 C680 1U/6.3V_4 +1.5V_VGA +1.5V_VGA VMB_CLK0# VMB_CLK1 A C679 1U/6.3V_4 C216 1U/6.3V_4 R100 40.2/F_4 C213 C211 1U/6.3V_4 C718 1U/6.3V_4 C725 1U/6.3V_4 +1.5V_VGA C726 1U/6.3V_4 C214 1U/6.3V_4 C707 1U/6.3V_4 A C101 1U/6.3V_4 C727 1U/6.3V_4 C724 1U/6.3V_4 +1.5V_VGA 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF VMB_CLK1_COMM .01U/16V_4 R101 40.2/F_4 [15,18,19,27,39] +1.5V_VGA C53 10U/6.3V_6S C71 10U/6.3V_6S C187 10U/6.3V_6S C56 10U/6.3V_6S C45 10U/6.3V_6S C183 10U/6.3V_6S C189 10U/6.3V_6S C135 10U/6.3V_6S C156 10U/6.3V_6S C147 10U/6.3V_6S 1% VMB_CLK1# Size Custom Document Number 5 4 3 2 Rev 2A VRAM-B (DDR3 BGA96) Date: Wednesday, March 07, 2012 1 Sheet 20 of 42 A PCH_EDIDCLK PCH_EDIDDATA PCH_LA_DATAN0 PCH_LA_DATAP0 [6] PCH_LA_DATAN1 [6] PCH_LA_DATAP1 PCH_LA_DATAN1 PCH_LA_DATAP1 [6] PCH_LA_DATAN2 [6] PCH_LA_DATAP2 PCH_LA_DATAN2 PCH_LA_DATAP2 PCH_LA_CLK# PCH_LA_CLK [6] PCH_LB_DATAN0 [6] PCH_LB_DATAP0 PCH_LB_DATAN0 PCH_LB_DATAP0 [6] PCH_LB_DATAN1 [6] PCH_LB_DATAP1 PCH_LB_DATAN1 PCH_LB_DATAP1 [6] PCH_LB_DATAN2 [6] PCH_LB_DATAP2 PCH_LB_DATAN2 PCH_LB_DATAP2 PCH_LB_CLK# PCH_LB_CLK [6] PCH_LB_CLK# [6] PCH_LB_CLK L2 L4 [24] DIGITAL_D1 [24] DIGITAL_CLK Webcam [8] [8] SBK160808T-601Y-N SBK160808T-601Y-N 1 4 USBP5USBP5+ R7019 [6] PCH_DPST_PWM 1K/F_4 C28 PV...Add R7019 L6 +VIN C654 *.1U/50V_6 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 DIGITAL_D1_CN DIGITAL_CLK_L +3V 2 3 WCM2012-90 L5 DPST_PWM 22P/50V_4 USBP5-_L USBP5+_L BLON_CON UPB201209T-330Y-N L7 UPB201209T-330Y-N C655 .1U/50V_6 +VIN_BLIGHT C26 .01U/25V_4 C32 .1U/50V_6 C_TX0_HDMIC_TXC_HDMI+ C_TXC_HDMI- 45 46 R544 *0_4/S +3V CH501H-40PT 1 HI_PW5VC R540 2.2K_4 HDMI_SCLK_R HDMI_SDATA_R 1 HI_PW5VD CH501H-40PT R538 2.2K_4 +5V_HDMVCC 2 1 F1 FUSE1A6V_POLY +5V C373 HDMI_HPD_3V 1 150K/F_4 HDMI_HPD 43 R542 R331 *348K/F_4 R549 10K_4 10K_4 HDMI_DET_N L50 1 +3V D3 3 R541 100K_4*BAV99W C_TXC_HDMI+ C_TX0_HDMI+ C_TX1_HDMI+ C_TX2_HDMI+ R245 R255 R250 R262 100/F_4 100/F_4 100/F_4 100/F_4 C_TXC_HDMIC_TX0_HDMIC_TX1_HDMIC_TX2_HDMI- sϮ͘͘͘ŚĂŶŐĞƚŽϭϬϬŽŚŵĨŽƌ,D/ĞLJĞͲĚŝĂŐƌĂŵ 0.01U/16V_4 R459 C653 R460 [29] LID_CONTROL *0_4/S PN_BLON D14 RB501V-40 R461 1K/F_4 *RB501V-40 R462 100K/F_4 HDMI_DET_C BLM18BA470SN1D 2 3 For Muxless/UMA HDMI function C649 0.1U/10V_4 sϮ͘͘͘ϰϭ͕ϯϱĐŚĂŶŐĞƉŽǁĞƌƐŽƵƌĐĞƚŽнϯsĨƌŽŵнϱǀ 21 23 GS12401-1011-9F EMI 2 4 C774 220P/50V_4 Close connector < 50 mil sϮ͘͘͘ŚĂŶŐĞ>s^ϭWŝŶϯϮƚŽнϯǀĨƌŽŵнϱǀ C35 0.1U/10V_4 22 20 HDMI CONN_4 pin GND 2 HDMI_DET_P 2 MMBT3904-7-F R332 Q30 +3V 10U/6.3V_8 D17 2 2 D18 +5V_HDMVCC +3VPCU C41 C_TX1_HDMIC_TX0_HDMI+ 42 SHELL3 SHELL1 D2+ D2 Shield D2D1+ D1 Shield D1D0+ D0 Shield D0CK+ CK Shield CKCE Remote NC DDC CLK DDC DATA GND +5V HP DET SHELL2 SHELL4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 C_TX2_HDMIC_TX1_HDMI+ C468 0.1U/10V_4 2 +3VLCD_CON [6] PCH_EDIDCLK [6] PCH_EDIDDATA +3V [6] PCH_LA_DATAN0 [6] PCH_LA_DATAP0 C_TX2_HDMI+ +5V_HDMVCC 1 LVDS1 +3V_HDMI1 10P/50V_4 10P/50V_4 [6] PCH_LA_CLK# [6] PCH_LA_CLK HDMI1 3 DIGITAL_D1 C40 DIGITAL_CLK_L C29 3 E sϮ͘͘͘ĚĚϬ͘ϭhWĂƚнϱsͺ,DsĨŽƌD/ 1 2.2K_4 2.2K_4 41 R11 R12 4 D 1000P/50V_4 44 C652 +3V 1 +3V C HDMI 2 LVDS B 100K/F_4 22P/50V_4 [6] [6] IN_CLK# IN_CLK C376 C378 0.1U/10V_4 0.1U/10V_4 C_TXC_HDMIC_TXC_HDMI+ [6] [6] IN_D0# IN_D0 C385 C387 0.1U/10V_4 0.1U/10V_4 C_TX0_HDMIC_TX0_HDMI+ [6] [6] IN_D1# IN_D1 C381 C382 0.1U/10V_4 0.1U/10V_4 C_TX1_HDMIC_TX1_HDMI+ [6] [6] IN_D2# IN_D2 C391 C389 0.1U/10V_4 0.1U/10V_4 C_TX2_HDMIC_TX2_HDMI+ [6] [6] SDVO_DATA SDVO_CLK SDVO_DATA SDVO_CLK R305 R292 *0_4/S *0_4/S HDMI_HPD_CON R550 [6] HDMI_HPD_CON HDMI_SDA_R HDMI_SCL_R 2 *0_4/S HDMI_HPD_3V BLON_CON +3V D15 R458 LID_EC# 47K_4 [28,29] R293 2.2K_4 +3VPCU R306 2.2K_4 3 5 HDMI_SDA_R 4 3 Q27 *DTC144EUA R537 *0_4/S HDMI_SDATA_R 1 +LCDVCC 6 HDMI_SCLK R539 2N7002DW R298 L3 1U/6.3V_4 [6] PCH_DISP_ON 1 5 IN OUT 1 4 IN GND 2 DISP_ON 3 ON/OFF HCB2012KF-600T30/3A_8 510/F_4 510/F_4 510/F_4 510/F_4 510/F_4 510/F_4 510/F_4 510/F_4 sϮ͘͘͘ŚĂŶŐĞƚŽϱϭϬŽŚŵĨŽƌ,D/ĞLJĞͲĚŝĂŐƌĂŵ *0.1U/16V_4 C31 *0.01U/25V_4 1 C30 C34 0.1U/10V_4 10U/6.3V_8 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF IC(5P) G5243AT11U R10 100K/F_4 +5VCRT [7,10,22,23,24,26,28,38] [2,6,7,8,9,10,12,13,14,16,22,23,24,25,26,27,28,29,34,36,38,40] +5V +3V 1% Size Custom Document Number B C D Rev 2A HDMI and LVDS Date: Wednesday, March 07, 2012 A C_TX2_HDMI+ C_TX2_HDMIC_TX1_HDMI+ C_TX1_HDMIC_TX0_HDMI+ C_TX0_HDMIC_TXC_HDMI+ C_TXC_HDMI- 2 *100K_4 C433 U1 1 R535 R536 R528 R527 R530 R529 R526 R525 Q29 2N7002K 2 *0_4/S HDMI_SCLK_R +3VLCD_CON C21 +3V 2 HDMI_SCL_R +3V HDMI_SDATA 3 2 LCD_BK 1 [8] Close connector < 50 mil Q14 1 [6] PCH_LVDS_BLON E Sheet 21 of 42 A B C D +3V &57 E +5V C178 0.1U/10V_4 C154 +5V_HDMVCC C169 0.1U/10V_4 &573257 0.1U/10V_4 40 MIL 16 +5V_HDMVCC 4 [6] PCH_CRT_R [6] PCH_CRT_G [6] PCH_CRT_B PCH_CRT_R L12 BLM18BA470SN1(0.3A,47)_6 CRT_R1 PCH_CRT_G L11 BLM18BA470SN1(0.3A,47)_6 CRT_G1 PCH_CRT_B L10 BLM18BA470SN1(0.3A,47)_6 CRT_B1 R62 150/F_4 R55 150/F_4 C181 C174 C157 4.7P/16V_4 4.7P/16V_4 4.7P/16V_4 C167 C176 C184 4.7P/16V_4 4.7P/16V_4 4.7P/16V_4 12 13 14 15 CRT CONN CRT1 0.22U/25V_6 +5V VCC_SYNC SYNC_OUT2 SYNC_OUT1 VCC_DDC BYP SYNC_IN2 VCC_VIDEO SYNC_IN1 7 8 CRT_BYP 2 +3V CRT_R1 CRT_G1 CRT_B1 3 3 4 5 6 GND 22_4 22_4 PCH_VSYNC PCH_HSYNC 15 13 DDC_IN1 DDC_IN2 10 11 PCH_DDCCLK PCH_DDCDATA DDC_OUT1 DDC_OUT2 9 12 DDCCLK2 DDCDAT2 VIDEO_1 VIDEO_2 VIDEO_3 R474 R470 CRTVSYNC_1 CRTHSYNC_1 16 14 CRTVSYNC_2 CRTHSYNC_2 PCH_VSYNC PCH_HSYNC [6] [6] +3V PCH_DDCCLK PCH_DDCDATA PCH_DDCCLK [6] PCH_DDCDATA [6] R475 22_4 CRTVSYNC_2 CRTHSYNC_1 R471 22_4 CRTHSYNC_2 DDCCLK2 R51 22_4 DDCCLK3 DDCDAT2 R53 22_4 4.7K/F_4 4.7K/F_4 DDCDAT3 R478 R482 3 C125 C693 47P/50V_4 EC_DEBUG1 *0_4 CLK_33M_DEBUG PLTRST# PCIE_TXP1 PCIE_TXN1 PCIE_RXP1 PCIE_RXN1 CLK_PCIE_WLAN CLK_PCIE_WLAN# R16 *0_4 REQ_WLAN# R13 *0_4 BT_OFF#_1 [8] PCIE_TXP1 [8] PCIE_TXN1 [8] PCIE_RXP1 [8] PCIE_RXN1 [8] CLK_PCIE_WLANP [8] CLK_PCIE_WLANN [8] PCIE_CLKREQ_WLAN# [8] BT_COMBO_EN# C37 *33P/50V_4 CLK_33M_DEBUG +5V_HDMVCC for EMI request 43 37 35 29 27 21 15 Reserved Reserved GND GND GND GND GND +1.5V_CPU GND GND GND GND GND GND GND 50 40 34 26 18 4 9 C710 0.22U/6.3V_4 WLAN_LED# R36 R29 4.7K_4 *0_4 +3V_WLAN_P RF_LINK# [29] USBP10+ USBP10- [8] [8] 10K/F_4 +3V_WLAN_P RF_OFF# +3V WLANE_PLTRST# RF_OFF#_D LAD0 LAD0 LAD1 LAD1 LAD2 LAD2 LAD3 LAD3 LFRAME# LFRAME# R34 [7,28,29]D1 [7,28,29] [7,28,29] [7,28,29] [7,28,29] RB500V-40 [9] WLANE_PLTRST# R31 R32 [2,8,14,23,25,28,29] 3 PCIE_CLKREQ_WLAN# 2N7002 +3V_WLAN_P PIN5 3 RF_LINK# 2N7002 2 C36 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 4.7U/6.3V_6 R14 *10K/F_4 R35 *100K/F_4 Radio-ON Radio-ON Power-ON Radio-ON Radio-OFF Power-ON Radio-OFF Radio-ON Power-ON Radio-OFF Radio-OFF Power-OFF 1 +5VCRT [7,10,21,23,24,26,28,38] [2,6,7,8,9,10,12,13,14,16,21,23,24,25,26,27,28,29,34,36,38,40] *0_4 +5V +3V BT_OFF#_1 Q2 BT_COMBO_EN# 2 *DTC144EUA 1% Size Custom Document Number B C D Rev 2A CRT/WLAN/WiMAX Date: Wednesday, March 07, 2012 A 1 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1 R17 10K/F_4 Avoid leakage issue Q4 DTC144EUA RF_PWR_OFF# 2 [9] RF_PWR_OFF# R15 REQ_WLAN# 1 Q1 3 2 DTC144EUA C58 3 MPCIEP_OC C38 ME2303T1 Q5 4.7K/F_4 Q3 PLTRST# LGE mini-pcie power status WLAN Bluetooth +3V_WLAN_P C61 R19 10K/F_4 INT_BT_COMBO_EN# PLTRST# MC74VHC1G08DFT2G WLAN_LED# 1 Q6 3 R30 [8] INT_BT_COMBO_EN# 1 2 +3V_WLAN_P +3V_WLAN_P *0_8 1 INT_BT_OFF# PIN7 2 WLAN_RST_OUT 4 100/F_4 +3V_WLAN_P +3V_WLAN_P 1 PLTRST# PIN44 MINI PCIE H=9.0 DFHD52MS154 mipci-800055fb052gx00pl-52p-smt C57 4.7U/6.3V_6 *0_4 C54 0.1U/10V_4 +3V_WLAN_P C59 *0.1U/10V_4 R26 U2 +3V C60 0.01U/16V_4 1 +5V_CRT2 RB501V-40 2 D16 1 R18 EC debug pin +3.3V +3.3V +3.3Vaux Reserved Reserved LED_WLAN# LED_WPAN# LED_WWAN# USB_D+ USB_DSMB_DATA SMB_CLK PERST# W_DISABLE# Reserved Reserved Reserved Reserved Reserved 2 INT_BT_OFF# +1.5V +1.5V +1.5V Reserved Reserved Reserved Reserved Reserved Reserved PETp0 PETn0 PERp0 PERn0 REFCLK+ REFCLKCLKREQ# BT_CHCLK BT_DATA WAKE# 52 2 24 41 39 44 46 42 38 36 32 30 22 20 16 14 12 10 8 2 *0_6 [29] EC_DEBUG1 [8] CLK_33M_DEBUG 2 +3V_WLAN_P MPCIE1 6 28 48 51 49 47 45 19 17 33 31 25 23 13 11 7 5 3 1 47P/50V_4 R54 2.2K_4 5 R25 +5V +1.5V_CPU 3 :/$1:L0$; C142 47P/50V_4 47P/50V_4 IP4772 R52 2.2K_4 C685 3 C691 1 CRTVSYNC_1 sϮ͘͘͘ĐŚĂŶŐĞĐĂƉƚŽϰ͘ϳƉĨŽƌŵĞĞƚZdZŝƐĞƚŝŵĞƐƉĞĐ U18 +5V_CRT2 4 11 17 R67 150/F_4 6 1 7 2 8 3 9 4 10 5 E Sheet 22 of 42 A B C D E SP15 SP1 SP2 SP3 SP4 SP5 SP6 SP7 SP8 SP9 SP10 SP11 SP12 SP13 SP14 +3V +3VCARD EMI Solution Please help to close to connector Close to IC C586 *0.1U/10V_4 SD_CMD C567 C796 0.1U/10V_4 4 SD_D0 SD_D1 SD_D2 SD_D3 C535 *5.6P/16V_4 C534 *5.6P/16V_4 C530 *5.6P/16V_4 C529 *5.6P/16V_4 SD_CLK *10U/6.3VS_6 C789 10U/6.3VS_6 C787 0.1U/10V_4 AV12 R555 *0_4 DV12 C527 *5.6P/16V_4 C525 *5.6P/16V_4 Reserved Close to IC SD_WP SD_D7 SD_D6 SD_D5 SD_D4 MS_BS MS_D5 MS_D1 MS_D4 MS_D0 MS_D2 MS_D6 MS_D3 MS_D7 R428 +3VCARD *0_4/S MS_CLK C600 7-in-1 flash media slot(SD / SDHC / SDXC(UHS 104) / MS/MMC/ XD/ MSP) +3V REFCLKP REFCLKN [8] PCIE_TXP3_CR [8] PCIE_TXN3_CR PCIE_TXP3_CR PCIE_TXN3_CR 1 2 HSIP HSIN PCIE_RXP3_CR_R PCIE_RXN3_CR_R 6 7 HSOP HSON PCIE_CLKREQ_CR# 46 [8] PCIE_CLKREQ_CR# [2,8,14,22,25,28,29] PLTRST# PLTRST# C790 C588 R430 C570 C569 C580 C581 4.7U/6.3V_6 AV12 .1U/10V_4 DV12 6.2k/F_4 Card_REF DV33_18 *4.7U/6.3V_6 0.1U/10V_4 DV12_S 4.7U/6.3V_6 .1U/10V_4 45 5 9 48 CLK_REQ# PERST# 11 47 3V3_IN 3V3_IN 12 RTS5209 AV12 DV12 RREF 14 DV33_18 27 DV12_S RTS5209 GND GND GND .1U/10V_4 .1U/10V_4 16 17 18 19 28 29 30 31 32 33 34 35 36 37 38 C523 C526 SP1 SP2 SP3 SP4 SP5 SP6 SP7 SP8 SP9 SP10 SP11 SP12 SP13 SP14 SP15 10U/6.3VS_6 0.1U/10V_4 SD_CD# SD_WP SD_D1 SD_D0 SD_CLK SD_CMD SD_D3 SD_D2 SD_D7 SD_D6 SD_D5 SD_D4 SD_D0 SD_D1 SD_D2 21 20 25 R415 R416 R411 33_4 33_4 33_4 SD_D0 SD_D1 SD_D2 SD_D3 SD_CMD SD_CLK 24 23 22 R412 R413 R414 33_4 33_4 33_4 SD_D3 SD_CMD SD_CLK SD_CD# XD_CD# MS_INS# 39 13 40 SD_CD# XD_CD# MS_INS# C528 +3VCARD C568 5.6P/16V_4 MS_CLK 8 15 26 C591 C589 EEDO EECS EESK GPIO/EEDI PCIE_RXP3_CR PCIE_RXN3_CR Card2_3V3 10 3 4 Card1_3V3 CLK_PCIE_CRP CLK_PCIE_CRN 44 43 42 41 [8] PCIE_RXP3_CR [8] PCIE_RXN3_CR 3 [8] CLK_PCIE_CRP [8] CLK_PCIE_CRN SP1 SP2 SP3 SP4 SP5 SP6 SP7 SP8 SP9 SP10 SP11 SP12 SP13 SP14 SP15 0.1U/10V_4 MS_BS MS_D1 MS_D0 MS_D2 MS_INS# MS_D3 4 *4.7P/50V_4 Reserved Share Pin +3VCARD U15 XD_D7 XD_RDY XD_RE# XD_CE# XD_WE# XD_CLE XD_ALE XD_WP# XD_D0 XD_D1 XD_D2 XD_D3 XD_D4 XD_D5 XD_D6 CN3 +3VCARD 13 1 2 3 4 10 19 23 25 5 8 17 21 SD-VCC SD-CD-SW SD-WP-SW SD-DAT1 SD-DAT0 SD-CLK SD-CMD SD-DATA3 SD-DAT2 MMC-DATA7 MMC-DATA6 MMC-DATA5 MMC-DATA4 7 15 26 27 SD-GND1 SD-GND2 SD-WP-GND SD-CD-GND 22 9 11 12 14 16 18 20 MS-VCC MS-BS MS-DATA1 MS-DATA0 MS-DATA2 MS-INS MS-DATA3 MS-SCLK 6 24 MS-GND1 MS-GND2 XD-VCC 47 C817 XD-CD XD-R/B XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WP 30 31 32 33 34 35 36 37 XD_CD# XD_RDY XD_RE# XD_CE# XD_CLE XD_ALE XD_WE# XD_WP# XD-D0 XD-D1 XD-D2 XD-D3 XD-D4 XD-D5 XD-D6 XD-D7 39 40 41 42 43 44 45 46 XD_D0 XD_D1 XD_D2 XD_D3 XD_D4 XD_D5 XD_D6 XD_D7 XD-GND1 XD-GND2 38 48 SD-GND3 SD-GND4 28 29 0.1U/10V_4 3 R013-P13-HM 2 MAIN SATA HDD SATA CD-ROM For 14" place +5V ODD2 120 mils C698 10U/6.3V_8 C697 *10U/6.3V_8 C688 4.7U/6.3V_6 C689 0.1U/10V_4 +5V SATA_TXP1_C_OD1 SATA_TXN1_C_OD1 2 3 SATA_RXN1_C_OD1 SATA_RXP1_C_OD1 1 2 R408 *1K/F_4 5 6 8 9 10 11 1 4 7 12 13 DC Current rating: 0.5 A HD1 SATA HDD(1ST) TXP TXN RXN RXP DP +5V +5V MD GND1 GND2 GND3 GND GND S1 14 14 16 16 [7] [7] [7] [7] S7 P1 17 17 15 15 ODD1 19 SATA_TXP1_C_OD2 SATA_TXN1_C_OD2 1 Main HDD 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 SATA_RXN1_C_OD2 SATA_RXP1_C_OD2 1 [29] EJECT# +5V C510 SATA_TXP0_C SATA_TXN0_C SATA_RXN0_C SATA_RXP0_C C673 C674 C675 C677 0.01U/25V_4 0.01U/25V_4 0.01U/25V_4 0.01U/25V_4 SATA_TXP0 SATA_TXN0 SATA_RXN0 SATA_RXP0 [7] [7] [7] [7] *.1U/10V_4 +5V C520 4.7U/6.3V_6 C512 0.1U/10V_4 *0_4 *0_4 *0_4 *0_4 R301 R302 R300 R299 ϭϮϬŵŝůƐ Rb SATA_RXN2_OD1 SATA_RXP2_OD1 SATA_TXN2_OD1 SATA_TXP2_OD1 *0.01U/25V_4 *0.01U/25V_4 *0.01U/25V_4 *0.01U/25V_4 C575 C576 C574 C573 14 13 12 11 10 9 8 7 6 5 4 3 2 1 [7] [7] [7] [7] SATA_RXN1 SATA_RXP1 SATA_TXN1 SATA_TXP1 0.01U/25V_4 0.01U/25V_4 0.01U/25V_4 0.01U/25V_4 C420 C421 C419 C418 B 2 SATA_RXN1_C_OD1 SATA_RXP1_C_OD1 SATA_TXN1_C_OD1 SATA_TXP1_C_OD1 14" RES and 15" Cap need close placement 2.5A >100mils 1 [2,6,7,8,9,10,12,13,14,16,21,22,24,25,26,27,28,29,34,36,38,40] +3V 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF ODD BTB FFC CONN C511 0.1U/10V_4 Ra C *10U/6.3VS_6 *0.1U/10V_4 *0.1U/10V_4 SATA_RXN1_C_OD2 SATA_RXP1_C_OD2 SATA_TXN1_C_OD2 SATA_TXP1_C_OD2 1% Size Custom Document Number D Rev 2A Card reder/ODD/HDD Date: Wednesday, March 07, 2012 A C579 C577 C578 Ra FOR 15"Ra P6 *SATA ODD For 15" place SATA_RXN1 SATA_RXP1 SATA_TXN1 SATA_TXP1 Rb +5V Rb FOR 14" Rb E Sheet 23 of 42 A B C D +5V +5V_AVDD Analog +5V_AMP_PWR39 +5V_AVDD +5V_AVDD C806 4.7U/6.3V_6 C812 0.1U/10V_4 C798 C799 C595 4.7U/6.3V_6 +5V_AVDD 1 0.1U/10V_4 4.7U/6.3V_6 35 33 32 ALC269_CBN C794 HPOUT_R HPOUT_L 11 SDATA-IN SYNC RESET# L_SPK+ L_SPK- 40 41 SPK-L+ SPK-L- R_SPKR_SPK+ 44 45 SPK-RSPK-R+ ADC_EAPD# MIC1_VREF_L MIC1-VREFO-R 31 30 VREFOUT_AL VREFOUT_AR VREF 27 LINE1-R LINE1-L 24 23 MIC1-R MIC1-L 22 21 SPDIFO2/EAPD SPDIFO MONO-OUT Sense B 20 18 MIC2-R MIC2-L 17 16 HDA_BEEP2 C814 C609 R441 C803 0.1U/10V_4 INT. SPEAKER sϮ^ƉĞĂŬĞƌŶŽŝƐĞ͕ĐŚĂŶŐĞƚŽ^ϬϬϬϬϯ:ϵϱϭ L_SPK+ L_SPKR_SPKR_SPK+ GPIO0/DMIC-DATA 3 GPIO1/DMIC-CLK LINE2-R LINE2-L 15 14 ALC269_VREF C792 1 2 2.2U/10V_6 C793 0.1U/10V_4 +5V AGND MIC_R MIC_L CPVEE JDREF LDO_CAP AVSS2 AVSS1 PD# PCBEEP AMP_BEEP 0.1U/10V_4 0.1U/10V_4 10K/F_4 AGND UPB201209T-330Y-N UPB201209T-330Y-N UPB201209T-330Y-N UPB201209T-330Y-N L_SPK+_R L_SPK-_R R_SPK-_R R_SPK+_R 1 2 3 4 SPK1 C602 1000P/50V_4 C598 1000P/50V_4 HD_APD#_P4 C594 1000P/50V_4 R561 3 *4.7K_4 Q26 2N7002E 2 SENSE_A 13 Sense A C603 1000P/50V_4 R567 1K/J_4 R569 4.7K/F_4 [29] 37 26 4 12 L33 L34 L36 L37 Q34 2N7002E 2 VOLMUTE# 1 2 DVSS2 PGND PVSS1 PVSS2 DMIC_CLK_R 100/F_4 10P/50V_4 ALC269_CPVEE 34 19 28 R440 100K_4 4 29 MIC2-VREFO 10P/50V_4 DIGITAL_D1 HDA_BEEP1 +5V_AMP_PWR46 Close TO IC PIN46 +5V ALC269Q-VC2-GR ALC269Q-VB6-GR SPKR C808 10U/6.3V_8 3 47 48 HD_APD#_P4 AMP_BEEP [7] L54 +5V_AMP_PWR46 HCB1608K-181T15 3 ACZ_RST#_AUDIO R560 C810 Close TO IC PIN39 Close TO IC PIN25 2.2U/10V_6 C801 0.1U/10V_4 C805 10U/6.3V_8 1U/10V_4 *0.1U/10V_4 25 AVDD1 38 39 AVDD2 CBN BIT-CLK 7 49 42 43 [21] [21] DIGITAL_CLK ALC269_CBP +5V_AMP_PWR39 INT SPEAKER CONN R568 22_4 HD_SDIN0 8 ACZ_SYNC_AUDIO 10 C813 *10P/50V_4 C809 36 HP-OUT-R HP-OUT-L 3 TP60 C807 10U/6.3V_8 1U/10V_4 R557 R554 R442 R562 R558 R423 R437 R404 HP_VOLMUTE 1 [7] ACZ_RST#_AUDIO C597 C601 AGND CBP SDATA-OUT Digital [7] ACZ_SDIN0 [7] ACZ_SYNC_AUDIO 6 L53 +5V_AMP_PWR39 HCB1608K-181T15 +5V SENSE_A 3 sϮ͘͘͘ĚĚZϱϳϯĨŽƌD/ƌĞƋƵĞƐƚ Digital HCB1608K-181T15 ACZ_RST#_AUDIO *0_4/S *0_4/S *0_4/S *0_4/S *0_4/S *0_4/S *0_4/S *0_4/S Q33 2N7002E 2 AGND C795 C788 R559 *0.47U/10V_4 10U/6.3V_8 20K/F_4 C791 2.2U/10V_6 1 [7] BIT_CLK_AUDIO 5 0_4 *10P/50V_4 Analog R573 C811 AGND PVDD1 9 1 *10P/50V_4 ACZ_SDOUT_AUDIO PVDD2 C819 DVDD-IO DVDD1 U21 [7] ACZ_SDOUT_AUDIO 46 +3V 4 L52 C797 2 +3V E +5V_AMP_PWR46 AGND 2 2 SENSE_MIC HPOUT_R R424 75_4HPOUT_R1 L32 SBK160808T-301Y-N 1 2 6 3 4 5 HPOUT_L2 HPOUT_R2 AGND SHIELD 7 9 10 HPOUT_L2 Clamp-Diode AGND MIC_IN_R AGND HPOUT_R2 MIC_IN_L CD2 VREFOUT_AR CD1 CD3 Clamp-Diode Clamp-Diode AGND CD4 1 SENSE_A 2 R556 SENSE_A 39.2K/F_4 1 SENSE_PHONE 2 C590 *150P/50V_4 1 C572 *150P/50V_4 2 C592 150P/50V_4 Clamp-Diode AGND 8 AEC_311105-2 C593 150P/50V_4 1 SBK160808T-301Y-N 2 L31 1 75_4 HPOUT_L1 2 HPOUT_L R425 1 AGND SHIELD CD5 HPO1 2 AGND SHIELD CD6 Line out Normal Open Jack SENSE_PHONE VREFOUT_AL R432 4.7K/F_4 AGND C607 *1U/10V_4 R439 4.7K/F_4 C804 *1U/10V_4 AGND AGND C599 1 100P/50V_4 MIC_L 4.7U/6.3V_6 MIC_L1_RC R431 1K/F_4 MIC_R C800 4.7U/6.3V_6 MIC_R1_RC 1K/F_4 L35 SBK160808T-301Y-N MIC_IN_L MIC_R1 L38 SBK160808T-301Y-N MIC_IN_R R438 C608 SENSE_A 20K/F_4 A B 1 AGND MIC1 MIC_L1 AGND Clamp-Diode Clamp-Diode Normal Open Jack AGND C802 MIC 100P/50V_4 1 2 6 3 4 5 AGND 7 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 9 10 8 AEC_311105-2 R563 AGND SENSE_MIC AGND [7,10,21,22,23,26,28,38] [2,6,7,8,9,10,12,13,14,16,21,22,23,25,26,27,28,29,34,36,38,40] C D +5V +3V 1% Size Custom Document Number HDA Azalia ALC269/Audio Jack Date: Wednesday, March 07, 2012 E Sheet 24 of 42 Rev 2A 5 4 3 2 1 Atheros Lan placed 0.1U within 200 mil close to AR8151 placed VDD33 CAP within 400 mil close to AR8151 PLACE NEAR LAN IC PIN6 AVDDL AVDDL 10U/6.3V_8 10U/6.3V_8 1000P/50V_4 1U/6.3V_4 0.1U/10V_4 [2,8,14,22,23,28,29] PLTRST# [6] PCIE_WAKE# C443 R321 *0.1U/10V_4 2.37K/F_4 3 / 7 5 6LAN_CLKRQ 7 LANRSET C 2 3 4 [7] LAN_XTAL25_IN R353 L51 AVDDL PBY160808T-601Y-N_1A DVDDL *PBY160808T-601Y-N_1A SMCLK SMDATA R339 4.7K_4 Q32 2N7002E 1 TRXP0 TRXN0 TRXP1 TRXN1 TRXP2 TRXN2 TRXP3 TRXN3 11 12 14 15 17 18 20 21 LED1 LED0 LED2 39 38 23 LAN_CLKRQ 3 C450 0.1U/10V_4 MDI0+ MDI0MDI1+ MDI1MDI2+ MDI2MDI3+ MDI3R326 R325 R318 R315 LAN_GLINK100# LAN_TX# TP33 4.7K_4 *4.7K_4 4.7K_4 *4.7K_4 +3VLANVCC RJ45C1 G1 G2 L49 CLKREQn RBIAS LAN_XTAL1 8 $WKHURV PERSTn WAKEn 25 26 AVDDL_REG AVDDL AVDDL AVDDL AVDDL REFCLKP REFCLKN TX_P TX_N RX_P RX_N 10 LAN_XTAL2 7 PV...Change C474 to 0 ohm FOR EMI C474 0_4 VDD33 33 32 30 29 35 36 L48 AVDDVCO AR8161-A LX 40 LX DVDDLC762 C767 *4.7uh_C_1A C766 5 ISOLAT# *0.1U/10V_4 *10U/6.3V_8 *1000P/50V_4 9 10 C ISOLATn XTLO XTLI *0_4 37 24 AR8161-AL3A-R NC TESTMODE GND1 R329 30K/F_4 LAN_AGND +3V 28 27 41 LAN_GLINK100# LAN_MX0+ LAN_MX0LAN_MX1+ LAN_MX2+ LAN_MX2LAN_MX1LAN_MX3+ LAN_MX3- C441 *0.1U/10V_4 GND GND GND GND GND GND GND GND GND 0.1U/10V_4 PCIE_RXP2_LAN_L 0.1U/10V_4 PCIE_RXN2_LAN_L D 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 42 43 44 45 46 47 48 49 50 C400 C401 AVDD33 AVDDH AVDDH_REG CLK_PCIE_LANP CLK_PCIE_LANN PCIE_RXP2_LAN PCIE_RXN2_LAN PCIE_TXP2_LAN PCIE_TXN2_LAN +3VLANVCC +3V 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 1U/6.3V_4 *4.7U/6.3V_6 [8] PCIE_CLKREQ_LAN# DVDDL_REG PPS [8] [8] [8] [8] [8] [8] 1U/6.3V_4 0.1U/10V_4 C765 C771 C764 C422 C761 C427 6 13 19 31 34 1 U6 C773 C763 AVDDL AVDDL AVDDL AVDDVCO 16 22 9 C775 C778 C457 C447 C442 D 2 +3VLANVCC PPS LAN_XTAL2 Y4 1 C462 2 *25MHZ *33P/50V_4 LAN_XTAL1 C772 C769 C473 1U/6.3V_4 0.1U/10V_4 AVDDH C444 C445 AVDDH C402 DVDDL *33P/50V_4 TP32 C768 1U/6.3V_4 B 1U/6.3V_4 0.1U/10V_4 0.1U/10V_4 RJ45 +3VLANVCC C770 0.1U/10V_4 B PV...ADD RES from GND to LAN_AGND for EMI A C310 C314 C363 C303 C323 C369 C336 C349 *1000P/50V_4 0.1U/10V_4 *1000P/50V_4 0.1U/10V_4 *1000P/50V_4 0.1U/10V_4 *1000P/50V_4 0.1U/10V_4 MDI0+ MDI0MDI1+ MDI1MDI2+ MDI2MDI3+ MDI3- 2 3 5 6 8 9 11 12 TRA_V_DAC TRA_V_DAC TRA_V_DAC TRA_V_DAC 1 4 7 10 7 5 $ U20 TD1+ 1 TD1TD2+ TD26 TD3+ TD3) TD4+ TD42 TCT1 TCT2 TCT3 5 TCT4 0 NS892405 ( 5 MX1+ MX1MX2+ MX2MX3+ MX3MX4+ MX4- 23 22 20 19 17 16 14 13 LAN_MX0+ LAN_MX0LAN_MX1+ LAN_MX1LAN_MX2+ LAN_MX2LAN_MX3+ LAN_MX3- MCT1 MCT2 MCT3 MCT4 24 21 18 15 LAN_MCTG0 LAN_MCTG1 LAN_MCTG2 LAN_MCTG3 C372 C367 C335 C294 R220 R225 R229 R235 R7020 0_4 R7021 0_4 R7022 0_4 R7023 0_4 *0.01U/100V_06 *0.01U/100V_06 *0.01U/100V_06 *0.01U/100V_06 75/F_8 75/F_8 75/F_8 75/F_8 LAN_AGND LAN_MCTG C739 A LAN_AGND [7,38] +3VLANVCC [2,6,7,8,9,10,12,13,14,16,21,22,23,24,26,27,28,29,34,36,38,40] +3V 10P/3KV_1808 C737 1U/10V_4 C736 0.1U/10V_4 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% LAN_AGND Size Custom Document Number Date: Wednesday, March 07, 2012 5 4 3 2 Rev 2A LAN AR8151/RJ45 1 Sheet 25 of 42 5 4 3 Charger USB 80 mils (Iout=2A) 1 *0_4/S *0_4/S R401 *0_4/S 5 6 7 8 USBP3-_C 11 USBP3+_C 10 USBP3-_IC 2 USBP3+_IC 3 To Host EN/DSC CTL1 CTL2 CTL3 DM_IN DP_IN DM_OUT DP_OUT IN OUT GND NC PADGND ILIM0 ILIM1 ILIM_SEL /FAULT +5VCPU_USBP0 USBP3-_C USBP3+_C 1 +5VS5 12+5VCPU_USBP0 +5VCPU_USBP0 14 C514 C782 9 + 17 100U 16V(+-20%,6.3*5.8) 16 17.8K/F_4 470P/50V_4 15 R400 *0_4 4 R399 0_4 13 R552 1 2 3 4 5 6 7 8 9 1 R381 CN7 ϮϬϬŵŝůůƐ 2 [29] USB_CHR_C3 D R409 0.1U/10V_4 4.7U/6.3V_6 U11 *4.7K/F_4 +5VS5 [29] USB_CHR_C1 USBP3USBP3+ C786 C785 Rc [8] [8] USB30_RX4USB30_RX4+ [8] [8] USB30_TX4USB30_TX4+ C571 C566 0.1U/10V_4 USB30_TX4-_C 0.1U/10V_4 USB30_TX4+_C *4.7K/F_4 dW^ϮϱϰϬŽŶƚƌŽůdƌƵƚŚdĂďůĞ R553 +5VS5 USB_CHR_C1 C518 220P/50V_4 USB_CHR_C3 C517 220P/50V_4 Ϭ KƵƚŝƐĐŚĂƌŐĞ͕WŽǁĞƌƐǁŝƚĐŚK&& y ϭ ĞĚŝĐĂƚĞĚĐŚĂƌŐŝŶŐƉŽƌƚ͕ĂƵƚŽͲĚĞƚĞĐƚ;WͿ y ϭ Ϭ ^ƚĂŶĚĂƌĚĚŽǁŶƐƚƌĞĂŵƉŽƌƚ͕h^Ϯ͘ϬDŽĚĞ͘;^WͿ ϭ ϭ ϭ ŚĂƌŐŝŶŐĚŽǁŶƐƚƌĞĂŵƉŽƌƚ͕ϭ͘Ϯ;ĚƌĂĨƚͿ͘;WͿ USBP3-_C C515 ƵƌƌĞŶƚĂƚƚĞƌLJ ĂƉĂĐŝƚLJ ĞƚĞĐƚĚĞǀŝĐĞƚŽŚĂƌŐĞ͗hdKĞƚĞĐƚ ŶĂďůĞ W W ŝƐĂďůĞĚ ^W ^W фс>ŽǁďĂƚƚĞƌLJůĞǀĞů C42 220P/50V_4 C10 0.1U/10V_4 NBSWON1# C15 220P/50V_4 +3VPCU C9 220P/50V_4 W ŝƐĂďůĞĚ K&& K&& ŶĂďůĞ W K&& K&& K&& ŝƐĂďůĞĚ 7 4 USB30_TX4-_C USB30_RX4+ 6 5 USB30_TX4+_C Clamp-Diode 2 C +5VS5 USB FFC CONN C43 0.1U/10V_4 [8] [8] +5V DŽĚĞ W 1 9 2 10 1 USB3.0/USB2.0 x1 COMBO USB / Power LED & SW for 14"/15"To USB Board USB_ENABLE# DŽĚĞ ŶĂďůĞ USBP3+_C C516 USB30_RX4- USBP0USBP0+ [8] [8] RP2 WCM2012F2SF-900T04 4 3 1 2 4 1 USBP9+ USBP9- [29] USB_ENABLE# USBP0-_L USBP0+_L USBP9+_L USBP9-_L 3 2 WCM2012F2SF-900T04 RP1 [29] NBSWON1# +5V +3VPCU 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 USB1 PV...DELETE R351,R352 CN6 +5VSUS_USBP1 USBP2-_C USBP2+_C RP5 [8] [8] USBP2USBP2+ 4 1 3 2 WCM2012-90 1 2 3 4 5 6 7 8 9 [8] USB30_RX3[8] USB30_RX3+ C484 C485 [8] USB30_TX3[8] USB30_TX3+ 0.1U/10V_4 USB30_TX3-_C 0.1U/10V_4 USB30_TX3+_C 1 2 3 4 5 6 7 8 9 VBUS DD+ GND SSRXSSRX+ GND SSTXSSTX+ 13 12 11 10 C ^ϯ ^Ϭ ^ϰͬ^ϱ Clamp-Diode 2 13 12 11 10 &ĂƐƚŚĂƌŐĞ х>ŽǁďĂƚƚĞƌLJůĞǀĞů ůǁĂLJƐͲŽŶ ŚĂƌŐĞ 1 3 Ϭ Ϭ D USB3.0 CONN D12 SP3010-04UTG sϮ͘͘͘ĚĚϱϭϴ͕ϱϭϳ&KZD/ Ϭ VBUS DD+ GND SSRXSSRX+ GND SSTXSSTX+ 13 12 11 10 TPS2540A PV...DELETE RP6 1 2 3 4 5 6 7 8 9 13 12 11 10 R382 [29] Charger_ON d>ϭ d>Ϯ d>ϯ Ios = 48000/RILIM0 default: Auto-detect high active [8] [8] 2 USB3.0/USB2.0 x1 COMBO/Charger Port B B Accelerometer Sensor USB3.0 CONN D6 SP3010-04UTG +3V U12 *LIS3DHTR R405 [8,13,17,28,29] [8,13,17,28,29] A Vdd_IO VDD INTH# 11 9 INT1 INT2 *0_4/S 7 6 4 SDO SDA SCL 8 CS MBDATA2 MBCLK2 +3V R406 *0_4/S NC NC RESERVED RESERVED RESERVED RESERVED GND GND USB30_TX3-_C USB30_RX3- 6 5 USB30_TX3+_C 2 3 +5VS5 10 13 15 16 150 mils (Iout=3.5A) U9 USB_ENABLE# [29] USB_ENABLE# 5 12 C483 1U/6.3V_4 2 3 4 1 VIN1 VIN2 EN GND OUT3 OUT2 OUT1 OC 8 7 6 5 +5VSUS_USBP1 C455 C456 C776 1 INTH# G_INT2# 1 14 7 4 C779 + 100U 16V(+-20%,6.3*5.8) 470P/50V_4 G547E2P81U A 2 [8] C554 *0.1U/10V_4 9 2 10 1 3 C545 *0.1U/10V_4 USB30_RX3+ 0.1U/10V_4 470P/50V_4 AL0LIS3DA00 G_INT2# MBDATA2 C565 *33P/50V_4 MBCLK2 C562 *33P/50V_4 C563 *22P/50V_4 USBP2-_C C454 1 2 USBP2+_C C466 1 2 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF Clamp-Diode Clamp-Diode 1% Size Custom Document Number 5 4 3 2 Rev 2A G-SENSOR/USB3/USB2/Charge Date: Wednesday, March 07, 2012 1 Sheet 26 of 42 A B C D E +ROH H20 *H-TC315I118BC276D118P2 CPU BKT H17 *intel-cpu-bkt2 H21 *H-TC315I118BC354D118P2 H30 *O-LG35-1 H2 H12 *O-LG3-3 *O-LG3-2 H4 *SPAD-C236 H5 *SPAD-C236 H14 *SPAD-C236 H15 *SPAD-C236 H7 *SPAD-C236 2 4 3 1 1 1 1 1 1 1 H23 *SPAD-C157 H8 *SPAD-C157 1 H24 *SPAD-C157 H26 *SPAD-C157 H34 *SPAD-RE787X40NP 1 1 H22 *SPAD-C157 1 1 1 H10 *SPAD-C157 1 H25 *SPAD-C157 1 H27 *SPAD-C157 1 1 H19 H16 h-tc276bc256ic106d106p2 h-tc276bc256d106p2 H32 *SPAD-C236 1 H31 *SPAD-C236 1 H33 *spad-re787x59np 1 H1 *H-C315I118D118P2 1 1 H6 *h-tc315bc220d150p2 1 1 H9 *h-c315d118p2 3 1 2 3 4 3 H11 *h-tc315bc220d150p2 1 H28 *h-te469x315bc315d118p2 H13 *hg-tr272x315bsd118p2 8 7 6 5 H18 *H-TR394X354I118BC315D118P2 1 H3 *h-c315d118p2 1 H29 *h-tsbsd118p2 sϮ͘͘͘ĚĚƐƚŝƚĐŚĐĂƉďĞƚǁĞĞŶƉŽǁĞƌƉůĂŶĞĨŽƌD/ZĞƋƵĞƐƚ͘ (0,&$3 +VIN +3VS5 +VIN C7 0.1U/25V_4 +VIN C264 0.1U/25V_4 +VIN C371 0.1U/25V_4 +3VS5 C193 0.1U/25V_4 C200 0.1U/25V_4 C829 0.1U/10V_4 +5VS5 +VIN +VIN C738 0.1U/25V_4 +VIN C464 0.1U/25V_4 +VIN C452 0.1U/25V_4 J1-1 C249 0.1U/25V_4 PC255 10U/25V_8 +1.5VSUS +VA PC256 10U/25V_8 PC257 10U/25V_8 C852 0.1U/10V_4 +3VS5 +3VS5 +1.5V_VGA +1.5V_VGA C830 0.1U/10V_4 +5VS5 +3VS5 C831 0.1U/10V_4 +5VS5 +3VS5 C832 0.1U/10V_4 +5VS5 C833 0.1U/10V_4 +5VS5 +3VS5 C842 0.1U/10V_4 C843 0.1U/10V_4 +1.5VSUS +1.5VSUS +3V +3V +3V +3V +VIN C656 0.1U/25V_4 C834 0.1U/10V_4 +1.5VSUS +VIN +3VS5 +VIN +3VS5 2 1 1 1 2 1 1 4 1 4 +1.5VSUS C835 0.1U/10V_4 +1.5VSUS C836 0.1U/10V_4 +1.5VSUS C837 0.1U/10V_4 C839 0.1U/10V_4 +1.5VSUS +1.5VSUS C840 0.1U/10V_4 +1.5VSUS C841 0.1U/10V_4 +1.5VSUS C838 0.1U/10V_4 2 +1.5VSUS +1.5VSUS C853 0.1U/10V_4 C854 0.1U/10V_4 Ws͘͘͘ĚĚWĨŽƌD/ZĞƋƵĞƐƚ͘ 1 1 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF [38,39] +12VALW [7,10,21,22,23,24,26,28,38] +5V [2,6,7,8,9,10,12,13,14,16,21,22,23,24,25,26,28,29,34,36,38,40] +3V 1% Size Custom Document Number USB 3.0 Controller (VIA_VL801) Date: Wednesday, March 07, 2012 A B C D E Sheet 27 of 42 Rev 2A A B C D E R341 [8] INT_BT_COMBO_EN# LED *0_4/S BT_OFF#_R +3VS5 +3VS5 10 mils (250mA) LED3 24mil 4 [29] *0.1U C584 1 R426 4.7K_4 BT_OFF#_R Q25 ME2303T1 3 2 C596 24mil 3 2 BT_OFF# Q24 1 0.1U/10V_4 C606 0.1U/10V_4 [7,29] SERIRQ R421 +3V [6,29] 26 23 20 17 21 LFRAME# PLTRST# LPCPD#_TPM SERIRQ [7,22,29] LFRAME# [2,8,14,22,23,25,29] PLTRST# +BTV *PDTC144EU LAD0 LAD1 LAD2 LAD3 CLK_PCI_TPM [7,22,29] LAD0 [7,22,29] LAD1 [7,22,29] LAD2 [7,22,29] LAD3 [8] CLK_PCI_TPM 22 16 28 27 *4.7K 9 CLKRUN# CLKRUN# BTH1 [8] [8] USBP8USBP8+ +BTV 3 R394 +3V 6 5 4 3 2 1 *4.7K/F_4 LPCPD#_TPM LFRAME# LRESET# LPCPD# SERIRQ CLKRUN# 1 3 12 NC NC NC 10 19 24 5 GND GND GND GND 4 11 18 25 GPIO GPIO2 TEST/BADD 15 VDD VDD VDD VSB PP TESTI XTALI/32K IN XTALO C552 C553 C585 *0.1U *0.1U *0.1U R407 *4.7K [6,29] SLP_S5 [6] SUS_STAT# R566 1 PWR_R_LED1 LED2 [29] BATLOW# BATLOW# 200/F_6 2 +3VPCU R565 1 2 200/F_6 BAT_R_LED2 1 2 +3VPCU 3P WHITE LED LED1 R422 *4.7K [7] SATA_LED# SATA_LED# R564 200/F_6 2SATA_R_LED3 1 1 6 2 2 +3V 3P WHITE LED R420 7 8 *0/4 BATLOW# TPM_XIN TPM_XOUT 13 14 *SLB9635 *0 *0 2 4 +3V +3V *32.768KHZ 4 1 3 2 Y5 C583 *18P R396 R392 1 3P WHITE LED LAD0 LAD1 LAD2 LAD3 LCLK +BTV C587 0.1U/10V_4 PWR_LED# PWR_LED# +3VS5 U14 [9] TPM (1.2) BLUETOOTH R410 *4.7K R419 *4.7K C816 220P/50V_4 PWR_LED# C818 220P/50V_4 SATA_LED# C815 220P/50V_4 C582 *18P 3 LPCPD#_TPM BLUE TOOTH CONN 87213-0600-6P-L TOUCH PAD CONNECTOR To Touch Pad C311 0.1U/10V_4 +5V C313 0.1U/10V_4 [29] 3D_SRSl# [29] Smart_share [29] Network_Manager [21,29] C299 10P/50V_4 [29] [29] TPDATA TPCLK BLM18BA470SN1 BLM18BA470SN1 1 2 3 4 5 6 7 8 9 10 11 12 TPDATA-1 TPCLK-1 C300 2 TP_R 10P/50V_4 MBCLK2 MBDATA2 [8,13,17,26,29] MBCLK2 [8,13,17,26,29] MBDATA2 L19 L18 *BLM18BA470SN1 *BLM18BA470SN1 +5V TP_L R210 4.7K/F_4 TPCLK R215 4.7K/F_4 TPDATA LID_EC# +3VPCU LED Board CONN +3VPCU C180 LID_EC# C185 Network_Manager C188 1 0.1U/10V_4 2 C292 MX7 MX0 MX5 MX1 C136 C186 C161 C182 220P/50V_4 220P/50V_4 220P/50V_4 220P/50V_4 MX4 MX6 MX3 MX2 C162 C148 C170 C171 220P/50V_4 220P/50V_4 220P/50V_4 220P/50V_4 MY12 MY13 MY14 MY15 C72 C67 C62 C63 220P/50V_4 220P/50V_4 220P/50V_4 220P/50V_4 Clamp-Diode Smart_share C190 1 2 3D_SRSl# C197 1 2 Clamp-Diode .(<%2$5'38//83 Clamp-Diode CPU FAN RP4 +3VPCU +5V TPB1 USBP11+ 220P/50V_4 220P/50V_4 220P/50V_4 220P/50V_4 C672 4.7U/6.3V_6 C670 0.1U/10V_4 MY4 MY5 MY6 MY7 10 9 8 7 6 1 2 3 4 5 MY3 MY2 MY1 MY0 MY5 MY6 MY3 MY7 C115 C109 C130 C103 220P/50V_4 220P/50V_4 220P/50V_4 220P/50V_4 MY8 MY9 MY10 MY11 C93 C85 C81 C75 220P/50V_4 220P/50V_4 220P/50V_4 220P/50V_4 KB1 MY2 MY15 MY14 MY13 MY12 MY11 MY10 MY9 MY8 MY7 MY6 MY5 MY4 MY3 MX7 MX6 MY2 MX5 MX4 MX3 MX2 MY1 MY0 MX1 MX0 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 2 10P8R-8.2K +3VPCU 6906-25 RP3 1 C291 C175 C155 C123 C179 220P/50V_4 C293 0.1U/10V_4 USBP11- MY1 MY2 MY4 MY0 TPC1 TOUCH PAD CONN TP Button CONNECTOR To Click Board & FP +3V 6 5 4 3 2 1 26 +5V TPDATA L22 TPCLK L21 KEYBOARD Con. LEDC1 27 25 mils To LID Function Board 1 2 +3V *Clamp-Diode +3V [8] [8] 1 8 7 6 5 4 3 2 1 TP_L TP_R USBP11+ USBP11- 2 *Clamp-Diode FAN CONN [29] FAN_PWM [29] FAN1SIG 1 2 3 4 MY12 MY13 MY14 MY15 10 9 8 7 6 1 2 3 4 5 MY11 MY10 MY9 MY8 1 +3VPCU [29] [29] 10P8R-8.2K 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF FAN1 FAN_PWM C696 *220P/50V_4 FAN1SIG *220P/50V_4 C695 [7,10,21,22,23,24,26,38] +5V [10,26,27,31,32,33,34,35,36,37,38,39,40] +5VS5 [2,6,7,8,9,10,12,13,14,16,21,22,23,24,25,26,27,29,34,36,38,40] +3V [7,21,26,29,30,31] +3VPCU TB CONN DFFC08FR016 1% Size Custom Document Number B C D Rev 2A BT/FR/LED/TP/TPM Date: Wednesday, March 07, 2012 A MY[0..15] MX[0..7] MY[0..15] MX[0..7] E Sheet 28 of 42 5 4 3 2 +3V_RTC DV2...Stuff C560,C548,C559,C547 for EMI request R397 C560 22P LAD1 C548 22P LAD2 C559 22P +VCC_RTC LAD3 C547 22P 1 LAD0 PLTRST# C555 *22P +3V_ECACC L28 C471 1U/6.3V_4 2 +3VPCU +3V C549 C465 1000P/50V_4 C556 0.1U/10V_4 R387 *0_4/S C470 0.1U/10V_4 C508 0.1U/10V_4 IT8502_AGND +3v_STBY IT8502_AGND L30 BK1608HS121-T +3VPCU MBCLK MBDATA R374 R375 10K/J_4 10K/J_4 TPCLK TPDATA MBCLK2 MBDATA2 R349 R348 R376 R377 *10K/J_4 *10K/J_4 10K/J_4 10K/J_4 C519 0.1U/10V_4 C557 0.1U/10V_4 D T5 [30] [6] 119 123 D/C# RSMRST# H_PROCHOT#_EC [26] [28] [28] Charger_ON TPDATA TPCLK TPDATA TPCLK sϮ͘͘͘'WhͺWZK,Kdη͕'W/KϱͺWZK,KdηƚŽ'WhĂŶĚZϯϲϱ CB/LG *0_4 [16] GPU_PROCHOT# D5 need to ACZ_SDOUT R365 [26] USB_CHR_C3 [31,32,33,34,35] HWPG [21] LID_CONTROL close PCH. TP38 1 2 [22] EC_DEBUG1 D7 GPU_PROCHOT#_R EC_GPXA6 GPIO33_E_R GPC0 TMA0/GPB2 PS2DAT0/TMB1/GPF1 PS2CLK0/TMB0/GPF0 90 89 PS2DAT2/WUI21/GPF5 PS2CLK2/WUI20/GPF4 R343 R338 R372 R336 10K/F_4 10K/F_4 10K/F_4 10K/J_4 127 M_POWEROK EC_PWROK [6] TP40 L80HLAT/BAO/WUI24/GPE0 L80LLAT/WUI7/GPE7 19 20 PM_SLP_LAN# SUSON TP45 SBUSY/GPG1/ID7 HMOSIGPH6/ID6 HMISO/GPH5/ID5 HSCK/GPH4/ID4 HSCE#/WUI19/GPH3/ID3 CTX1/WUI18/GPH2/SMDAT3/ID2 CRX1/WUI17/GPH1/SMCLK3/ID1 CLKRUN#/WUI16/GPH0/ID0 DAC4/DCD0#/GPJ4 DSR0#/GPG6 GINT/CTS0#/GPD5 PS2DAT1/RTS0#/GPF3 DAC5/RIG0#/GPJ5 PS2CLK1/DTR0#/GPF2 RXD/SIN0/GPB0 TXD/SOUT0/GPB1 PS/2 UART PWM0/GPA0 PWM1/GPA1 PWM2/GPA2 PWM3/GPA3 PWM4/GPA4 PWM5/GPA5 PWM6/SSCK/GPA6 PWM7/GPA7 IT8518E R388 10K/J_4 R358 *0_4/S R355 *0_4 R350 100K/J_4 PCH_SPI_CS1# [7] NBSWON1# C546 0.1U/10V_4 PCH_SPI_CS0# [7] MAINON [30,32,34,35,38] RF_LINK# [22] CLKRUN# [6,28] C R380 TP42 MBCLK MBDATA MBCLK2 MBDATA2 *0_4/S EC_PECI BATLOW# [28] [30] [30] For Battery charge/charge [8,13,17,26,28] [8,13,17,26,28] For PCH SMB/DDR Thermal [2] PWR_LED 2 BATLOW Q22 2N7002E IC/VGA/G-SENSOR 2 Q18 2N7002E 24 25 28 29 30 31 32 34 Num LK AC_PRESENT SATA5GP_EC USB_CHR_C2 LAN_POWER [38] T4 TP44 TP43 FAN_PWM [28] SUS_PWR_ACK [6] VOLMUTE# [24] T3 47 48 FAN1SIG 3VS5_ON [28] [31] 120 124 SUSC# 5VS5_ON [6] [31] DV2 ...DGPU_PWROK Pull down to disable GPU Thermal for UMA M/B thermal shutdown circuit EC_WRST DGPU_PWROK R7018 Platform *10K/J_4 ADC LG3/LG5 R393 *4.7K/F_4+1.05V EC_CT_UP Rh Select 0V C564 3 Board ID Select Pin WAKE UP KBMX PWRSW/GPE4 RI1#/WUI0/GPD0 RI2#/WUI1/GPD1 WUI5/GPE5 RING#/PWRFAIL#/CK32KOUT/LPCRST#/GPB7 125 18 21 35 112 NBSWON1# PWR_LED NBSWON1# [26] LID_EC# [21,28] ACIN [30] SUSB# Rg R344 [6] 1 PM_THRMTRIP# [2,9] B *MMBT3904-7-F R345 ADC LG3/LG5 A/D D/A CLOCK ADC0/GPI0 ADC1/GPI1 ADC2/GPI2 ADC3/GPI3 ADC4/WUI28/GPI4 ADC5/WUI29/GPI5 ADC6/WUI30/GPI6 ADC7/WUI31/GPI7 DAC0/GPJ0 DAC1/GPJ1 DAC2/GPJ2 DAC3/GPJ3 66 67 68 69 70 71 72 73 IT8502_AGND BK1608HS121-T *10K_4 Select 0V Rg U16 Placement TOP side Vender Size P/N EON 4MB AKE39ZN0Q02 (EN25Q32B-104HIP) AMIC 4MB AKE39F-0800 (A25LQ32AM-F/Q ) Socket CB_ID Smart_share [28] SYS_I [30] AD_AIR [30] TEMP_MBAT [30] Network_Manager [28] 3D_SRSl# [28] Setvpro DFHS08FS023 Add C845,C844,C828 for EMI request LG/CB Select Pin Rb +3VPCU Ra *10K_4 CB/LG R346 EC_CE# EC_SI_R EC_SO R347 C845 C844 C828 22P 22P 22P 10K_4 EC_SCK_R R434 *47_4 C604 *22P Select 76 77 78 79 D4 VFAN RB501V-40 R327 USB_CHR_C1 [26] DGPU_PWROK [8,9,39,40] T2 DNBSWON# [6] 10K/F_4 +3VS5 LG Ra CB Rb Re +3VPCU U16 EC_CE# EC_SCK R435 EC_SI R433 EC_SO R418 Vpro Select Pin +3VPCU 10K_4 Setvpro R335 C561 0.1U/10V_4 Rf +3VPCU Vpro Rf Non-Vpro Re 1 47/J_4 EC_SCK_R 6 47/J_4 EC_SI_R 5 15/J_4 EC_SO_R 2 R417 10K/J_4 3 CE# SCK SI SO VDD HOLD# WP# VSS 3 7 R436 4 10K/J_4 C605 0.1U/10V_4 A SPI Flash Socket 352-(&7/*0X[OHVV 80$ 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 2 Rev 2A IT8515/HX/FLASH Date: Wednesday, March 07, 2012 4 8 *10K_4 Vpro Select [6,7,10] +3V_RTC [6,7,8,9,10,27,28,31,34,35,38,39] +3VS5 [2,6,7,8,9,10,12,13,14,16,21,22,23,24,25,26,27,28,34,36,38,40] +3V [7,21,26,28,30,31] +3VPCU IT8502_AGND +3VPCU CB_ID 10K_4 Platform R342 5 220P/50V_4 PV Change Rg C551 0.1U/10V_4 VCORE CK32K CK32KE A EC_PECI_R CAP_INT MBCLK MBDATA MBCLK2 MBDATA2 H_PROCHOT# [2,36] +3VPCU Q17 2N7002E Q23 AVSS 128 2 KSO0/PD0 KSO1/PD1 KSO2/PD2 KSO3/PD3 KSO4/PD4 KSO5/PD5 KSO6/PD6 KSO7/PD7 KSO8/ACK# KSO9/BUSY KSO10/PE KSO11/ERR# KSO12/SLCT KSO13 KSO14 KSO15 KSI0/STB# KSI1/AFD# KSI2/INIT# KSI3/SLIN# KSI4 KSI5 KSI6 KSI7 12 36 37 38 39 40 41 42 43 44 45 46 51 52 53 54 55 58 59 60 61 62 63 64 65 TACH0/GPD6 TACH1/TMA1/GPD7 TMR0/WUI2/GPC4 TMR1/WUI3/GPC6 75 MX[0..7] MY0 MY1 MY2 MY3 MY4 MY5 MY6 MY7 MY8 MY9 MY10 MY11 MY12 MY13 MY14 MY15 MX0 MX1 MX2 MX3 MX4 MX5 MX6 MX7 PWM VSS VSS VSS VSS VSS [28] EJECT# MY[0..15] FLASH FMISO FMOSI FSCE# SSCE0#/GPG2 VSS [23] [28] 103 102 101 100 117 118 110 111 115 116 *0_4/S H_PROCHOT#_EC 2 [32] TP41 PCH_SPI_SI [7] PCH_SPI_SO [7] PCH_SPI_CLK [7] *0_4/S *0_4/S *0_4/S H_PROCHOT#_Q R333 PWR_LED# [28] SMCLK2/WUI22/GPF6/PECI SMDAT2/WUI23/GPF7 SMCLK0/GPB3 SMDAT0/GPB4 SM_BUS SMCLK1/GPC1 SMDAT1/GPC2 GPG0 FSCK 1 C500 22P_50v EC_SCK EC_SCK_L SBY100505T-121Y-N L8042 Add L8042 for EMI request EC_SO EC_SI EC_CE# 107 99 98 97 96 95 94 93 MBATLED0 H_SI R362 H_SO R359 H_CLK R357 H_SCE# 3D_SRSl# Network_Manager FAN1SIG Smart_share 3 VSTBY VBAT AVCC 56 57 GPIO 27 49 91 113 122 [26] USB_ENABLE# [36] KSO16/SMOSI/GPC3 KSO17/SMISO/GPC5 RB501V-40 106 105 VRON TP39 IT8518/HX 86 85 80 104 33 88 81 87 108 109 3 74 11 26 50 92 114 121 GA20/GPB5 SERIRQ ECSMI#/GPD4 ECSCI#/GPD3 WRST# KBRST#/GPB6 PWUREQ#/BBO/GPC7 PM_SLP_A# 3 126 5 15 23 14 4 16 LPC BATLOW 82 1 D10 EC_RCIN# LPCPD#/WUI6/GPE6 EGAD/WUI25/GPE1 84 83 2 RB501V-40 RB501V-40 EC_WRST RB501V-40 17 EGCLK/WUI27/GPE3 EGCS#/WUI26/GPE2 1 D11 D8 LAD0 LAD1 LAD2 LAD3 LPCRST#/WUI4/GPD2 LPCCLK LFRAME# 3 RB501V-40 10 9 8 7 22 13 6 +3V 1 D9 [9] EC_A20GATE [7,28] SERIRQ [9] SIO_EXT_SMI# [9] SIO_EXT_SCI# C SLP_S5 VCC VSTBY VSTBY VSTBY VSTBY VSTBY [7,22,28] LAD0 [7,22,28] LAD1 [7,22,28] LAD2 [7,22,28] LAD3 [2,8,14,22,23,25,28] PLTRST# [8] CLK_33M_KBC [7,22,28] LFRAME# [6,28] L29 C491 0.1U/10V_4 +3VPCU 0.1U/10V_4 U10 C550 0.1U/10V_4 B +3VPCU C522 0.1U/10V_4 EC_WRST [7] Layout Note: Place all capacitors close to IT8502N. 12 MILS BK1608HS220-T +3VPCU +3VPCU R395 470K/J_4 [9] *0/short_4 C558 0.1U/10V_4 R391 *0_4 D 1 +VCC_RTC 1 Sheet 29 of 42 5 4 3 2 1 3ODFHWKLV=96FORVHWR LGHDGLRGH PC153 0.1U/25V_4 PD16 P4SMAJ20A PC164 0.1U/25V_4 PR4 330_4 [29] [29] PD8 2 10 SDL 11 IACP SCL SCL 1 2 2 8681_VDDP PC23 1U/10V_4 PD5 RB501V-40 PR35 2_6 SDL HDR [38] 1 ACIN_PG ACIN_PG 8681_ACAV 9 4 PR53 100K/F_4 PU2 LDR 2 1 +VAD_2 1N4448WS PC177 PC175 PC178 PR13 2.2_8 4 DCIN 1 VAC 10_8 ICHP PC16 2200P/50V_4 PR155 *0_2/S PC167 0.1U/25V_4 PD17 RB501V-40 PR153 *0_2/S sϮͲdĞƐƚĐŚĂŶŐĞ PC39 *1U/10V_4 8681ICHM PC34 *0.01U/50V_4 B PR68 10/F_4 PC47 0.47U/10V_4 Place this cap close to EC 4 IAC ICHM 8681ICHP 5 7 PR59 *0_4/S PR33 12.4K/F_4 GND WsͲdĞƐƚĐŚĂŶŐĞ PC46 0.1U/10V_4 COMP 17 8 AD_AIR 8681IAC PC41 0.01U/50V_4 SYS_I [29] PC132 0.01U/50V_4 WsͲdĞƐƚĐŚĂŶŐĞ ACOK_IN PR7 *0_4/S ACIN_PG 3 +VAD PD3 D/^ƵŐŐĞƐƚŝŽŶ PR8 *0_4 ACIN 3 [29] PR6 100K_4 +PRWSRC PR10 1M_4 PC8 *10U/25V_8 3 2 PC5 *10U/25V_8 PC6 *10U/25V_8 D/C#_S6A 1 2 D/C# [29] *1N4448WS PC9 *10U/6.3V_8 PC7 *10U/25V_8 PR5 1M_4 1 PQ2 ME2N7002D 2 PQ1 PDTC144EU 1 PR9 *0_4 ACOK# +3VPCU A 2 PC26 1U/25V_8 8682COMP B PQ39 QM3002N3 PR29 PR34 75K/F_4 [29] 16 8682LDR 3 2 1 +VAD_1 +BATCHG 1 1500P/50V_4 1 1N4448WS PC155 0.1U/25V_4 PR154 RL1206-R010 8681LR 10U/25V_8 2 PL14 EM-68AM05V06 14 8682LX OZ8682 PD7 PC162 0.1U/25V_4 sϮͲdĞƐƚĐŚĂŶŐĞ PQ40 QM3002N3 13 8682HDR ACAV +VAD_1 PD6 PC159 1000P/50V_4 10U/25V_8 100K/F_4 1N4448WS LX PC11 *4.7U/25V_8 C 5 PD10 8681_ACAV 2 PC169 4.7U/25V_8 +VIN 12 8682BST 1N4448WS +VA PL8 *0_8/S PC24 0.1U/50V_6 PR62 PC131 0.01U/25V_4 PD1 PDZ5.6B +VIN_CHG BST PR43 *0_4/S MBDATA 1 PC1 0.01U/25V_4 3ODFHWKLVFDS FORVHWR(& PR31 100/F_4 3 2 1 2 IACP 1 6 5 *2.2U/10V_6 PR47 *0_4/S MBCLK ACAVD 4 PQ4 METR3904-G PC27 PD2 PDZ5.6B 5 ACIN_PG PC15 1U/10V_4 PC2 *68P/50V_4 2 PR11 2 1M_4 PQ6 IMD2 PR44 *0_4/S 8681_VDDA PR136 1M_4 PR1 1K/F_4 1U/10V_4 PR37 *0_4/S 3 PR19 100K/F_4 1 1 2 3 IDEA_G PQ5 ME2N7002D PD4 1N4448WS 2 1 PC40 1 ACOK# 2 6 +VAD MAINON +3VPCU 3ODFHWKLV=96FORVHWR )DU)DUDZD\9,1 8681_VDDA WsͲdĞƐƚĐŚĂŶŐĞ 10 9 TEMP_MBAT [29] VDDP ACOK_IN [29,32,34,35,38] MBDATA MBCLK PC3 *68P/50V_4 15 PR17 PR12 *100K/F_4 *0_4/S +VAD PR146 1M_4 C PR18 100K/F_4 PR145 *0_2/S VDDA 220K_4 PR143 *0_2/S CSIN 220K_4 8681_VDDP IACM 4 +VAD PR16 100/F_4 IACM 5 3 Q2 6 PR140 CSIP 1K_6 PR138 ACIN_1 Q1 2 3 PQ31 MMDT2907A 1 3 PR15 150K/F_4 6 5 4 3 7 10 8 9 D PR2 200K/F_4 PD11 P4SMAJ20A +VH28 PR147 PR3 330_4 2 BATDIS_G 6 5 4 3 7 8 B_TEMP_MBAT *100/F_4 +VA SMD SMC PC160 0.1U/25V_4 +VIN PR144 RL1206-R010 1 PR14 ACOK_IN PL10 80/5A BATDIS_G PC4 0.22U/25V_8 CN4 BP02081-BAA1B3-7H 1 1 2 2 BATT+ 8 7 6 5 1 PC171 0.1U/25V_4 3 2 PC157 0.1U/25V_4 HS3404F 1 2 3 4 2 PL13 80/5A 4 +PRWSRC 1 1 2 3 5 PQ32 QM3016D 1 J1-1 2 1 +VAD PQ34 QM3005N3 +VA PL12 80/5A 4 4 3 J1-1 1 CN5 XSGDWHG PL9 80/5A +BATCHG PQ33 ME4411-G 1 D 'R1RWDGGWHVWSRLQWRQ%$7',6B*VLJQDO 2 723'&B-$&. :: 4& 2 A ACIN_PG 1 PQ3 ME2N7002D [38] [38] +BATCHG +VAD_1 +VH28 +VA 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 5 4 3 2 Rev 2A Charger (OZ8681) Date: Wednesday, March 07, 2012 1 Sheet 30 of 42 5 4 3 2 1 DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW /*B',6RQO\ D D 3ODFHWKHVH&$3V FORVHWR)(7V 3ODFHWKHVH&$3V FORVHWR)(7V +5VPCU +VIN PC174 +VIN_3VS5 PL1 *0_8/S +VIN 4.7U/6.3V_6 +VIN PL11 *0_8/S PR148 10_8 +VIN_5VS5 +3VPCU PC18 0.1U/25V_4 +2VREF PC163 2200P/50V_4 PC170 4.7U/25V_8 PC13 4.7U/25V_8 PC10 0.1U/25V_4 8223_VIN +VIN PR133 15.4K/F_4 PGOOD 5GV RQ PRKP PR134 137K/F_4 B PR132 10K/F_4 [29,32,33,34,35] 1 *0_4/S HWPG 12 3V_LGATE2 2_6 OUT2 FB2 5 5 PC165 3V_BST 0.1U/25V_4 sϮͲdĞƐƚĐŚĂŶŐĞ PR156 PR21 *2.2_8 *0_2/S 3V_FB2 PQ35 AON7702A PC19 *2200P/50V_4 5GV RQ PRKP 2 PC181 0.1U/10V_4 + 4 1 PR152 *0_4/S +3VS5 PL15 EM-22AM05V04 1 11 3V_PHASE2 PQ36 QM3002N3 4 PR141 3 2 1 3V_BST2 C 5 17 3 REF VREG5 4.7U/6.3V_6 8 VREG3 3V_UGATE2 9 2 23 10 BOOT2 7 +3.3 Volt +/- 5% Countinue current:4A Peak current:6A OCP minimum:7.5A 3V_FB PGOOD PQ37 AON7702A UGATE2 LGATE2 WsͲdĞƐƚĐŚĂŶŐĞ 3 2 1 VOUT1 FB1 4 PHASE2 PR127 *0_4/S TONSEL TONSEL SKIPSEL GND GND LGATE1 24 2 ENC 19 5V_FB1 18 5V_LGATE1 PR128 *0_4 14 25 15 PHASE1 573 ENTRIP2 20 4 PC17 *2200P/50V_4 16 BOOT1 6 5N_FB PC180 330U/6.3V_6X5.8 UGATE1 5V_PHASE1 PR20 *2.2_8 + 21 5V_BST1 22 PC152 1U/6.3V_4 ENTRIP2 *0_2/S EN 2_6 0.1U/25V_4 5 PR157 PR142 13 ENTRIP1 5V_UGATE1 PC166 VIN PU9 4 PQ38 QM3002N3 PL16 EM-22AM05V04 1 PR150 *665K/F_4 PR151 *330K/F_4 1 2 3 sϮͲdĞƐƚĐŚĂŶŐĞ 2 PC156 PC173 0.1U/25V_4 8205EN +5VS5 PC176 0.1U/10V_4 +5VPCU PC168 4.7U/25V_8 5 +5V +/- 5% Countinue current:4A Peak current:6A OCP minimum:7.5A PC12 4.7U/25V_8 1 PC14 0.1U/25V_4 1 2 3 C PC161 2200P/50V_4 ENTRIP1 PC158 0.1U/25V_4 PC179 330U/6.3V_6X5.8 PR130 6.8K/F_4 B 2 PR139 )RU86%FKDUJHIXQFWLRQ +3VS5 PR149 3 PR137 10K_4 8223EN PR135 100K_4 +3VPCU *0_4/S 2 +3VPCU PC172 *0.1U/10V_4 3 PR131 10K/F_4 WsͲdĞƐƚĐŚĂŶŐĞ 1 PQ27 ME2N7002D 5VS5_ON 2 3 PQ30 PDTC144EU 1 [29] )RU86%FKDUJHIXQFWLRQ PR126 100K_4 2 PR129 137K/F_4 PQ28 ME2N7002D 1 3 +3VPCU 3VS5_ON 2 A PQ29 PDTC144EU 1 [29] XSGDWH A 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF +5VPCU 1% Size Custom Document Number 5 4 3 2 Rev 2A 3/5VS5 (RT8223M) Date: Wednesday, March 07, 2012 1 Sheet 31 of 42 1 2 3 4 5 977$ +0.75V_DDR_VTT +VIN_DDR PL26 *0_8/S +VIN A A 3 P$ GND VLDOIN 23 +1.5VSUS PC138 *0.1U/50V_6 VBST 22 8207BSTR 2_6 MODE 4 21 PC142 0.033U/10V_4 B V5FILT 5 LL 20 8207LX VTTREF 6 COMP DRVL 19 8207DRVL D G NC PGND 18 8 VDDQSNS CS_GND 17 9 VDDQSET CS 16 V5IN 15 4 2&3PLQLPXP$ +1.5VSUS PL25 EM-82BM05V04 PQ49 TPCA8A11-H 5,/,0 ,/,0[5'6 21 X$ PR100 *2.2_8 PC252 0.1U/10V_4 B + S 1 2 3 7 3HDNFXUUHQW$ sϮͲdĞƐƚĐŚĂŶŐĞ 0.1U/25V_4 8207DRVH DRVH &RXQWLQXHFXUUHQW$ PQ50 QM3002N3 *0_4/S DDR_VTTREF PC130 0.1U/25V_4 9686 PC135 8207BST PR121 8207MOD 4 PC127 2200P/50V_4 5 [4,12,13] 24 3 2 1 WsͲdĞƐƚĐŚĂŶŐĞ VTT PR118 +1.5VSUS PC129 4.7U/25V_8 1 VTTSNS PC254 4.7U/25V_8 PR242 *0_2/S PC122 *2200P/50V_4 2 2 PR122 *0_4 PC128 0.1U/25V_4 5 VTTGND GND PU7 1 PC144 10U/6.3V_8 25 PC141 10U/6.3V_8 PC253 390U/2.5V_6X5.8ESR10 PR112 8207CS +5VS5 PC133 6.98K/F_4 8207S3 10 S3 PR114 [29] 1 *0_4/S SUSON +VIN_DDR PR113 619K/F_4 5'6RQ PRKP 1U/6.3V_4 8207S5 11 S5 V5FILT 14 V5FILT 8207TON 12 NC PGOOD 13 DDRPG 2 57/*4: +VIN_DDR PR111 PC134 10_6 1U/6.3V_4 PR110 1 *0_4/S 2 HWPG +1.5VSUS PC126 *4.7P/50V_4 [29,31,33,34,35] PC124 *4.7P/50V_4 5)VROXWLRQUHVHUYH C C 1.5VSUS_FB PR120 10K/F_4 8207FB PR119 10K/F_4 PD15 D 2 1 D MAINON [29,30,34,35,38] RB501V-40 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 3ODFHWKLV)%SDUWVFORVHWR,& PC136 0.1U/10V_4 PR115 100K/F_4 1 [12,13,38] +0.75V_DDR_VTT [2,4,12,13,27,39] +1.5VSUS [10,26,27,31,33,34,35,36,37,38,39,40] +5VS5 [21,27,30,31,34,37,38,39,40] +VIN 2 3 1% Size Custom Document Number Date: Wednesday, March 07, 2012 4 Rev 2A DDR3 (RT8207) Sheet 5 32 of 42 5 4 3 2 1 D D +VCCSA Volt +/- 5% Countinue current:4A Peak current:6A OCP minimum:7A WsͲdĞƐƚĐŚĂŶŐĞ sϮͲdĞƐƚĐŚĂŶŐĞ 12 8037PVIN +5VS5 PC250 0.01U/50V_4 PC249 22U/6.3V_8 PR240 8037SVIN 11 PVIN LX 2 LX 3 SVIN 13 GND 7 PR235 *0_4/S 1 10 10_6 PC246 1U/6.3V_4 LX PVIN +VCCSA PL23 EM-47BM05V05 6<% PG VID1 4 VID0 8037PG [29,31,32,34,35] HWPG C PU13 8037LX PR239 100_4 VOUT 8 8037VOUT FB 9 8037FB EN 5 8037EN C PR94 *0_2/S VCCSA_FB PC240 22U/6.3V_8 PR238 PC245 68P/50V_4 0_4 PC243 22U/6.3V_8 PC242 22U/6.3V_8 PC241 22U/6.3V_8 PC239 0.1U/10V_4 VCCUSA_SENSE [4] PR234 *0_4/S PC244 *0.01U/50V_4 6 PR237 *0_4/S 1.05V_VTT_PWRGD [34] WsͲdĞƐƚĐŚĂŶŐĞ 9,' 9,' [4] VCCSA_SEL0 [4] VCCSA_SEL PR236 *0_4/S WsͲdĞƐƚĐŚĂŶŐĞ 9&&6$ 9 9 9 9 &38V\VWHPDJHQW YROWDJHVOHZUDWHRIP9NjV B B A A 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1% Size B Document Number 5 4 3 2 Rev 2A VCCSA (RT8241A) Date: Wednesday, March 07, 2012 Sheet 1 33 of 42 5 4 3 2 1 /*B',6RQO\ D D +3VS5 +VIN_1.05V_VTT PL7 *0_8/S +VIN PR102 10_6 11 PC117 0.1U/25V_4 +1.05V_VTT +/- 5% Countinue current:10A Peak current: 12A OCP minimum: 14.5A PQ23 QM3002N3 2 RT8240LX 1 RT8240DL LGATE 3 2 1 PHASE RT8240BST_1 PR98 PC121 RT8240BST 2_6 sϮͲdĞƐƚĐŚĂŶŐĞ 0.1U/25V_4 C +1.05V PL24 EM-82BM05V04 600 mils D G 4 PR241 PR97 *2.2_8 *0_2/S S PC115 0.1U/10V_4 1 PAD PC114 4.7U/25V_8 5 EN 13 BOOST 4 VOUT PGOOD 8 + PQ24 TPCA8A11-H 2 1 2 3 RT8240RGND WsͲdĞƐƚĐŚĂŶŐĞ PC125 *0.1U/10V_4 9 RT8240EN 12 PR107 *0_4/S 3 57%= RT8240_PG PC119 *4.7U/25V_8 4 RT8240DH UGATE 6 MAINON CS PC118 0.1U/25V_4 PU6 G0 5 61.9K/F_4 [33] 1.05V_VTT_PWRGD [29,30,32,35,38] 10 VCC PR108 *0_4/S RT8240ILIM PC251 390U/2.5V_6X5.8ESR10 PC120 *2200P/50V_4 RT8240FB 1N4448WS PR101 1 RGND 2 GND HWPG 7 PR103 100K_4 PD14 [29,31,32,33,35] PC116 2200P/50V_4 PC123 1U/6.3V_4 +3V C PR99 10K/F_4 5 RT8240VCC +5VS5 5'6RQ PRKP PR106 PR104 *100/F_4 *100/F_4 1.05VTT_FB PR105 0_4 B B VCCP_SENSE [4] VSSP_SENSE [4] PR109 0_4 A A 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 5 4 3 2 Rev 2A +1.05V(RT8240B) Date: Wednesday, March 07, 2012 1 Sheet 34 of 42 5 4 3 2 1 D D +1.8V +/- 5% Countinue current:1.2A Peak current:2A +3VS5 PU8 3 C VIN PR125 [29,30,32,34,38] MAINON 10K/F_4 +5VS5 PC145 *0.33U/6.3V_4 2 EN 4 VDD 1 PGOOD 2 1 PR124 *0_4/S [29,31,32,33,34] B 5 C +1.8V VOUT 6 GND 8 GND1 9 PC139 10U/6.3V_8 PC140 10U/6.3V_8 PC137 0.1U/10V_4 7 PC143 1U/6.3V_4 NC * PC147 0.1U/10V_4 ADJ PC146 10U/6.3V_8 5 1.8VADJ PR117 5 127K/F_4 PR116 100K/F_4 92 55 5 5.RKP HWPG B A A 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1% Size B Document Number 5 4 3 2 Rev 2A +1.8V (G9661) Date: Wednesday, March 07, 2012 Sheet 1 35 of 42 3 2 CPU TRBSTA# PR203 PR207 4.3K/F_4 PR210 1K/F_4 35W 14K 45W 21.5K 1 PR220 *1K/F_4 PR230 220K_6 NTC PR214 165K/F_4 PC219 DROOPA SWN2A [37] D 'XPP\5D )RU*7SKDVHRSHUDWLRQ TSENSEA sϮͲdĞƐƚĐŚĂŶŐĞ CSREFA 6132AGND PC215 1000P/50V_4 CSREFA [37] CPU PR72 35W 25.5K 45W 35.7K PC217 47n/10V_4 PR197 +5VS5 2_6 PC206 2.2U/6.3V_6 GFX_HWPG [29] VRON [4] VR_SVID_DATA [4] VR_SVID_ALERT# [4] VR_SVID_CLK +1.05V PR184 130/F_4 PR183 *75/F_4 PR180 54.9/F_4 PC49 0.1U/10V_4 VCC 1 6132AGND 2 GFX_HWPG 3 6132EN 4 PR191 *0_4/S SDIO 5 1 2 PR182 VR_SVID_ALERT# 6 *0_4/S SCLK 7 PR181 1 *0_4/S 2 PR75 10K/F_4 VBOOT 8 PR71 95.3K/F_4 ROSC 9 6132AGND 6132VRMP 10 H_PROCHOT# 11 IMVP_PWRGD 12 VSN 13 PC48 VSP 14 0.01U/50V_4 DIFF 15 PR70 1K/F_4 SDIO VR_SVID_ALERT# 6132AGND PW MA BSTA SW A HGA LGA BST2 SW 2 HG2 LG2 PVCC PGND LG1 HG1 SW 1 BST1 45 44 42 43 41 40 38 39 37 36 35 34 32 33 31 PR208 [4] [4] VSS_SENSE VCC_SENSE TRBST# FB COMP IMON ILIM DROOP CSCOMP CSSUM CSREF CSP3 CSP2 CSP1 TSENSE DRVEN PR177 0_4 PR172 0_4 B CPU PR170 11.5K 45W 21K 49.9/F_4 PC36 100P/50V_4 PR57 PR160 0_4 CSCOMP 4.3K/F_4 35W 41.2K 45W 73.2K 5F PR49 0_4 sϮͲdĞƐƚĐŚĂŶŐĞ CSP1 PC194 47n/10V_4 [37] CSP3 CSSUM PC42 CSREF CPU PR65 35W 22.6K PC38 *47n/10V_4 PC37 1200P/50V_4 PC30 470P/50V_4 SWN1 SWN1 [37] SWN2 [37] PR165 SWN1 CSP3 6.98K/F_4 B 3235FIRU SKDVH&38 PR243 *11K/F_4 PR58 TSENSE SWN2 6.98K/F_4 PR244 *11K/F_4 PR52 8.25K/F_4 PR45 PR50 75K/F_4 165K/F_4 SWN2 SWN3 [37] PR46 SWN3 *6.98K/F_4 3ODFHFORVHZLWK9&25( +276327 PR245 *11K/F_4 )RU: 'XPP\35DQG3& PR162 220K_6 NTC 3 A PR159 *130K/F_6 SWN3 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1 3ODFHFORVHZLWK9&25( 3KDVH,QGXFWRU PR163 100K_4 NTC CSREF PR171 130K/F_6 2 23.7K sϮͲdĞƐƚĐŚĂŶŐĞ PR164 130K/F_6 0.1U/10V_4 PR169 *4.7K/F_4 4 PR67 CSREF 6132AGND PR65 22.6K/F_4 45W 5 +5VS5 CPU [37] CSP2A 3235G IRU*7SKDVHRSHUDWLRQ [37] [37] [37] 6132_PWM [37] CSREF 3300P/50V_4 PC188 *1000P/50V_4 DROOP LG1 HG1 SW1 PR219 0_4 CSP1A PC35 47n/10V_4 24.9K/F_4 PR161 *0_4 [37] [37] [37] C 5G PR209 *0_4 CSP2 6132AGND 6132AGND PC190 *820P/50V_4 SW2 HG2 LG2 PC28 6132AGND PR158 *1K/F_4 [37] [37] [37] PC43 1000P/50V_4 PC185 4700P/25V_4 A SW1A HG1A LG1A 33P/50V_4 PR166 1.21K/F_4 2.2U/6.3V_6 PC197 0.22U/25V_6 0.1U/10V_4 680P/50V_4 PR167 TRBST# PC201 DRVEN +5VS5 CSREF 1K/F_4 PC186 PR168 SWN2A 5E PC195 PR64 10/F_4 PR217 CSP2A 'XPP\&D 5E )RU*7SKDVH RSHUDWLRQ 0.22U/25V_6 PC50 +5VS5 LG1 HG1 SW1 BST1 PC199 1000P/50V_4 PR56 3ODFHFORVHZLWK 9B*7KRWVSRW PR247 *11K/F_4 PC205 *0.22U/25V_6 6132_PWMA BSTA SW1A HG1A LG1A BST2 SW2 HG2 LG2 PC44 35W SWN1A *6.98K/F_4 6132_PWM PR170 11.5K/F_4 &D PC220 *47n/10V_4 )RU: 'XPP\3& PR67 41.2K/F_4 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 SCLK PR72 25.5K/F_4 PR231 100K_4 NTC 6.98K/F_4 CSREFA 6132_PWMA [37] PU10 NCP6132B VCC VDDBP VRDYA EN SDIO ALERT# SCLK VBOOT ROSC VRMP VRHOT# VRDY VSN VSP DIFF WsͲdĞƐƚĐŚĂŶŐĞ +VIN_VCC_CORE 0.1U/10V_4 TRBST# FB COMP IOUT ILIM DROOP CSCOMP CSSUM CSREF CSP3 CSP2 CSP1 TSNS DRVEN PWM C PC210 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 6132AGND GFX_HWPG [6] IMVP_PWRGD 6132AGND PR192 10K/F_4 EPAD VSNA VSPA DIFFA TRBSTA# FBA COMPA IOUTA ILIMA DROOPA CSCOMPA CSSUMA CSREFA CSP2A CSP1A TSNSA [2,29] H_PROCHOT# PR66 10K/F_4 PR200 8.25K/F_4 PR246 *11K/F_4 CSP1A 6132AGND *0_4/S PR69 *75/F_4 VSNA VSPA DIFFA TRBSTA# FBA COMPA IMONA ILIMA DROOPA CSCOMPA CSSUMA CSREFA CSP2A CSP1A TSENSEA PR196 CSREFA SWN1A [37] PR211 *64.9K_6 PR206 0_4 +3V PC51 *1000P/50V_4 PR80 *4.7K/F_4 CSCOMPA +1.05V +3V PR79 *0_4 PR78 0_4 3300P/50V_4 PC214 1000P/50V_4 PC229 *100P/50V_4 sϮͲdĞƐƚĐŚĂŶŐĞ PR212 64.9K_6 PR205 0_4 [4] VCC_AXG_SENSE [4] VSS_AXG_SENSE PR215 51K/F_4 1 PR204 *0_4/S PC213 10P/50V_4 33P/50V_4 PR207 14K/F_4 WsͲdĞƐƚĐŚĂŶŐĞ D 21.5K/F_4 PC216 470P/50V_4 1 PC228 PR216 10/F_4 PC212 2 23.7K PR218 1200P/50V_4 45W 0.1U/10V_4 IMONA 21.5K 6132AGND +5VS5 35W 1 3ODFHFORVHZLWK*7 ,QGXFWRU PC221 PR218 2 4 CPU 2 5 )RU: 'XPP\35 1% Size Custom Document Number 2 Rev 2A CPU Core1 (NCP81018B)QC Date: Wednesday, March 07, 2012 1 Sheet 36 of 42 5 4 3 2 1 PL3 *0_8/S +VIN_VCC_CORE +VIN 1 PC53 2200P/50V_4 + PC154 470U/25V_EC_10H 5 PR74 1_6 PQ15 FDMS7698 1 2 S [36] SW2 S +VCC_CORE PL19 0.36UH/30A sϮͲdĞƐƚĐŚĂŶŐĞ CSREF [36] SWN1 [36] + PR61 2.2_8 D 4 LG2 PR51 10/F_4 CSREF PC59 2200P/50V_4 D PQ14 FDMS7698 G [36] PR188 *0_2/S PC58 0.1U/25V_4 D PC223 390U/2.5V_6X5.8ESR10 PQ11 FDMS0308S PC33 2200P/50V_4 PC74 4.7U/25V_8 G 4 S + PC227 390U/2.5V_6X5.8ESR10 PC224 390U/2.5V_6X5.8ESR10 PQ10 FDMS0308S 1 2 3 LG1 1 2 3 [36] HG2 + PC222 390U/2.5V_6X5.8ESR10 2 5 + PR63 2.2_8 D G 4 [36] +VCC_CORE PL18 0.36UH/30A PC75 4.7U/25V_8 1 SW1 S 1 2 3 [36] PR73 1_6 D G 4 5 HG1 PC76 4.7U/25V_8 1 [36] 1 2 3 D PC77 *4.7U/25V_8 PC82 0.1U/25V_4 2 PC54 0.1U/25V_4 5 PC78 *4.7U/25V_8 1 PC79 4.7U/25V_8 2 PC80 4.7U/25V_8 2 PC69 4.7U/25V_8 1 PL2 *0_8/S 2 +VIN_VCC_CORE PC32 2200P/50V_4 PR189 *0_2/S PR54 10/F_4 CSREF sϮͲdĞƐƚĐŚĂŶŐĞ SWN2 PR174 *0_2/S [36] PR175 *0_2/S +VIN_VCC_CORE +VIN_VCC_CORE 'XPP\WKLVEORFNVFKHPDWLF IRU:&38 PC71 *4.7U/25V_8 PC72 *4.7U/25V_8 PC73 *4.7U/25V_8 PC56 0.1U/25V_4 PC57 2200P/50V_4 5 PC70 *4.7U/25V_8 4&:&38 9,' 9 ,FF0D[ $ ,FFB7'& $ 5B// PRKP 2&3a$ D G SW1A [36] LG1A +VCC_CORE sϮͲdĞƐƚĐŚĂŶŐĞ PL20 *0.36UH/30A + PR60 *2.2_8 D 2 G S 1 2 3 4 + PC105 330U_2.5V_7343 + 2 5 1 [36] 5)VROXWLRQUHVHUYH C PQ13 *FDMS7698 1 S 1 4 HG1A 1 2 3 [36] PC226 *390U/2.5V_6X5.8ESR10 2 PR77 *1_6 C PC55 *4.7P/50V_4 PC225 *390U/2.5V_6X5.8ESR10 PQ9 *FDMS0308S PC31 *2200P/50V_4 PR190 *0_2/S PR48 *10/F_4 CSREF SWN3 [36] PR173 *0_2/S PL5 *0_8/S +VIN_VCC_GT +VIN PL6 *0_8/S +VIN_VCC_GT +VCC_GFX Countinue current:14A Peak current: 26A Load Line : -3.9mV/A PC111 3 2.74K/F_4 +5VS5 4 8 HGTA 7 SWGTA S 1 2 3 SW GND 6 EN VCC LG 5 LGTA PC110 2.2U/6.3V_6 S 1 2 3 9 PC65 *4.7P/50V_4 B +VCC_GFX PL22 0.36UH/30A PR93 2.2_8 D 4 PC87 *4.7P/50V_4 5)VROXWLRQUHVHUYH PQ21 FDMS7698 + PR232 *0_2/S G PAD PC66 0.1U/25V_4 PR202 10/F_4 PQ22 FDMS0308S PC106 2200P/50V_4 CSREFA [36] SWN1A [36] 1 DRVEN HG PWM PC86 2200P/50V_4 + PC248 330U_2.5V_7343 + PC247 330U_2.5V_7343 2 [36] BST PC85 0.1U/25V_4 1 2 PC84 *4.7U/25V_8 G 4 5 1 PR96 PC107 4.7U/25V_8 1 PU5 NCP5911 PC108 4.7U/25V_8 D 2 PR95 1_6 2 0.22U/25V_6 [36] 6132_PWMA PC109 4.7U/25V_8 5 VGTA_BST1 B +VIN PC112 330U_2.5V_7343 PR233 *0_2/S sϮͲdĞƐƚĐŚĂŶŐĞ +VIN_VCC_GT PC236 PR227 *1_6 *0.22U/25V_6 PU12 *NCP5911 [36] DRVEN 3 *2.74K/F_4 +5VS5 4 SW HG2A 7 SW2A S 1 2 3 PWM 8 PC230 *4.7U/25V_8 PC83 0.1U/25V_4 PC81 2200P/50V_4 PQ19 *FDMS7698 +VCC_GFX PL21 *0.36UH/30A A 1 PR222 HG PC88 *4.7U/25V_8 GND 6 EN VCC LG 5 LG2A PAD PC233 *2.2U/6.3V_6 + PR87 *2.2_8 D G 4 9 S PR228 *0_2/S PQ18 *FDMS0308S PC96 *2200P/50V_4 2 6132_PWM 4 BST 1 2 3 A [36] 2 PC234 *4.7U/25V_8 D G 5 1 PC89 *4.7U/25V_8 5 VGT_BST1 PR201 *10/F_4 CSREFA [36] SWN2A [36] PC113 *330U_2.5V_7343 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF PR229 *0_2/S 1% Size C Document Number 5 4 3 2 Rev 2A CPU Core2 (NCP5911)QC Date: Wednesday, March 07, 2012 1 Sheet 37 of 42 5 4 3 2 1 +VH28 2 +VAD PR194 *0_4/S 1 PR198 22_6 D D 16 DCAP 18 G5934CP PC202 0.47U/25V_6 D_CAP VOUT CN CP 19 G5934CN 20 G5934VIN VIN 1 [29] LAN_POWER PC203 1U/35V_6 17 G5934VOUT PC204 0.1U/25V_4 2 1 PC209 0.1U/25V_4 PR179 ON1 PG ON2 VSENSE G5934PG 15 2 1 ACIN_PG *0_4/S [30] PR176 [29,30,32,34,35] 2 MAINON 3 +VAD_1 750K/F_4 +12VALW 38 6/*975 ON3 G5934VSENSE 14 REG PR178 100K/F_4 13 PC200 1U/16V_4 MAINON 4 ON4 DISC3 7 PR193 *0_4/S 1 2 3 +3V G5934DISC2 PC189 2200P/50V_4 2 C 1 GND DRIVER2 +5V +5VS5 21 DRIVER1 6 PQ42 QM3002N3 5 G5934DISC4 MAIND3.3V 4 $ DISC2 10 PQ41 QM3002N3 12 PC183 0.1U/10V_4 9 5 *0_4/S DISC4 DISC1 8 5 DRIVER3 1 G5934DISC1 11 +3VLANVCC +3VS5 2 PR199 DRIVER4 C MAIND +0.75V_DDR_VTT PC182 0.1U/10V_4 $ 4 +VIN PR123 *22_8 +5V PR187 *0_4/S 3 PC198 *10U/6.3V_8 PR185 1M_4 PC187 *10U/6.3V_8 PC191 0.1U/10V_4 MAIND_G 2 3 1 PC196 0.1U/10V_4 3 2 1 2 PC192 2200P/50V_4 PR186 1M_4 2 1 PQ25 *ME2N7002D +3V PQ43 ME2N7002D MAIN_ONG 1 B MAIND B [2,4] [4] PQ26 QM3002V PC151 0.1U/10V_4 3 PC148 2200P/50V_4 +3VLANVCC PC150 *10U/6.3V_8 A [12,13,32] +0.75V_DDR_VTT [7,25] +3VLANVCC [2,4,12,13,27,32,39] +1.5VSUS [30] +BATCHG [39] +12VALW [10,26,27,31,32,33,34,35,36,37,39,40] +5VS5 $ 4 LAN_ON 1 2 5 6 +3VS5 [6,7,8,9,10,27,28,29,31,34,35,39] +3VS5 [30] +VAD_1 [30] +VH28 [4,7,10,35] +1.8V [21,27,30,31,32,34,37,39,40] +VIN [7,10,21,22,23,24,26,28] +5V [30] +VA PC149 0.1U/10V_4 A 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number 5 4 3 2 Rev 2A Dis-charge IC (G5934) Date: Wednesday, March 07, 2012 1 Sheet 38 of 42 2 3 4 5 6 VGA Core +3VS5 PR226 22_8 PQ17 ME2N7002D 2 3 A PC237 0.1U/10V_4 $ +3V_VGA 4 PC238 2200P/50V_4 2 +1.5VSUS +12VALW +1.5V_VGA PR82 1M_4 PQ20 PDTC144EU PQ16 ME2N7002D PC235 *10U/6.3V_8 PC232 0.1U/10V_4 DGPU_PR_EN_G 1 PC90 *1U/10V_4 1 2 0_4 1 PR86 [9,40] DGPU_PWR_EN PQ48 QM3002V 3VGFX_OND 3 3 3 PR84 1M_4 PD12 *1N4448WS 1 2 PR224 1M_4 1 2 5 6 +VIN A 8 [21,27,30,31,32,34,37,38,40] +VIN [2,4,12,13,27,32] +1.5VSUS [15,18,19,20,27] +1.5V_VGA [6,7,8,9,10,27,28,29,31,34,35,38] +3VS5 [15,16,17,18,40] +3V_VGA [14,16,18] +1.8V_VGA [38] +12VALW +12VALW +3V_VGA 7 +VIN PR195 1M_4 PR213 22_8 PQ45 FDMS7670 D PQ47 ME2N7002D PR225 1M_4 1 PU3 NC VOUT 2 4 PC97 1U/6.3V_4 VDD PGOOD GND 8 GND1 9 PC91 0.1U/10V_4 PC103 0.22U/6.3V_4 +5VS5 PC94 1U/6.3V_4 GND 8 GND1 9 +1.0V_VGA C EN 4 VDD 1 PGOOD PC99 10U/6.3V_8 PC93 10U/6.3V_8 PC101 0.1U/10V_4 PR89 PR92 *0_4/S PR81 1 5 5 [8,9,29,40] DGPU_PWROK PC92 10U/6.3V_8 VOUT 6 7 1 PC45 10U/6.3V_8 2 5 * DGPU_PWROK 127K/F_4 PR83 100K/F_4 2 +5VS5 2 PC95 0.22U/6.3V_4 DGPU_PWR_EN NC VIN PC100 0.1U/10V_4 PR88 47K/F_4 6 EN ADJ DGPU_PWR_EN 3 PC98 10U/6.3V_8 +1.8V_VGA * PC104 0.1U/10V_4 PR85 100K/F_4 C 5 5 PR91 *0_4/S 92 55 5 5.RKP WsͲdĞƐƚĐŚĂŶŐĞ 5 25.5K/F_4 PR90 100K/F_4 1 PC102 10U/6.3V_8 VIN 7 3 PU4 1 PD13 1N4448WS 1 2 B PC211 0.1U/10V_4 +1.0V +/- 5% Countinue current:2.1A Peak current:3A +1.5VSUS 2 sϮͲdĞƐƚĐŚĂŶŐĞ +1.8V +/- 5% Countinue current:1.5A Peak current:3A PC218 *10U/6.3V_8 PQ44 ME2N7002D DGPU_VC_EN_G ADJ +3VS5 PC231 0.22U/6.3V_4 1 2 2 1 DGPU_PWR_EN PC207 2200P/50V_4 2 1 B +1.5V_VGA 3 2 PQ46 PDTC144EU PR223 47K/F_4 $ S 1 2 3 PR221 1M_4 G 3 3 1.5VGFX_OND 4 PD19 *1N4448WS 1 2 PC208 0.1U/10V_4 5 1 92 55 5 5.RKP D D 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1% Size B Document Number 1 2 3 4 5 6 7 Rev 2A +VGA POWER Date: Wednesday, March 07, 2012 Sheet 39 8 of 42 1 2 3 4 5 6 7 8 VGA Core 6H\PRXU 7KDPHV &D ; 89B &E 89 89 ; )'066 .RKP 5E .RKP .RKP 5F .RKP .RKP 6H\PRXU;7ELW ,UPV $ ,SHDN $ PR32 10_6 PD18 RB501V-40 +5VS5 8208RTVDD1 2 PC22 1U/6.3V_4 +3V B PC20 1U/6.3V_4 8208BST1_1 5F 15 EN/DEM 17 PAD +3V_VGA +3V_VGA PHASE 11 8208RTLX2 TON 16 8208TON1 DL 8 232K/F_4 8208RTDL1 D1 5 8208RTD11 PR42 10K/F_4 4 PR25 60.4K/F_4 +VGACORE +/- 5% Countinue current:16.5A Peak current:23A OCP minimum 27A S S PQ8 FDMS0308S PC184 0.1U/10V_4 PQ7 FDMS0308S PR55 *0_2/S PC60 *2200P/50V_4 5D PR30 5 2K/F_4 C + PC193 560U_2.5V_7343 &E 5'6RQ PRKP PR27 B +VGACORE PR76 *2.2_8 D G 4 34D 8208RTFB1 PC68 0.1U/25V_4 PL17 PCMB104T-R45MN 8208RTD10 PR40 *0_4/S 11.8K/F_4 C 9R 55 5 [16,17] GFX_CORE_CNTRL0 PC61 4.7U/25V_8 /D D 4 PC67 *4.7U/25V_8 PQ12 FDMS7698 S G 5E 5 PC62 4.7U/25V_8 PR39 PR24 15K/F_4 PR26 10K/F_4 [16,17] GFX_CORE_CNTRL1 5 13 8208RTDH1 D0 G1 7 PR38 47K/F_4 12 57$ FB 14 PC52 4.7U/25V_8 +VIN &D G DH 6 PC29 0.1U/25V_4 3 PD9 1N4448WS PGOOD PL4 *0_8/S 1 2 3 8208RTEN1 VOUT 2 PC64 0.1U/25V_4 D BST 4 VDDP 8208RTPG1 G0 [9,39] DGPU_PWR_EN 1 1 1 2 DGPU_PWROK CS 8208VOUT1 [8,9,29,39] 2 10 VDD 8208CS1 PR23 *0_4/S 9 PU1 PC63 2200P/50V_4 PC25 0.1U/25V_4 PR36 2_6 PR28 4.7K/F_4 PR22 *10K/F_4 +VIN_VGA 8208RTBST1 1 7KDPHV ,UPV $ ,SHDN $ 2&3 1 .RKP 2 8$ 5D 5 8$ 1 2 3 /D 5 34D A 1 2 3 A WsͲdĞƐƚĐŚĂŶŐĞ PC21 *100P/50V_4 PR41 *0_4 VGACORESENSE &175/ &175/ *3,2 *3,2 9 5D!.RKP 9 9 5E!.RKP 9 9 GHIDXOW 9 7KDPHV 6H\PRXU &175/ &175/ *3,2 *3,2 [18] GHIDXOW [2,6,7,8,9,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38] +3V +3V_GFX [10,26,27,31,32,33,34,35,36,37,38,39] +5VS5 [18] +VGACORE [21,27,30,31,32,34,37,38,39] +VIN D D 352-(&7/*[08;/(66 4XDQWD&RPSXWHU,QF 1% Size Custom Document Number Date: Wednesday, March 07, 2012 1 2 3 4 5 6 7 Rev 2A +VGACORE (RT8208) Sheet 40 8 of 42 www.s-manuals.com
Source Exif Data:
File Type : PDF File Type Extension : pdf MIME Type : application/pdf PDF Version : 1.6 Linearized : No XMP Toolkit : Adobe XMP Core 4.0-c316 44.253921, Sun Oct 01 2006 17:14:39 Producer : Acrobat Distiller 9.0.0 (Windows) Modify Date : 2014:05:09 10:23:06+03:00 Create Date : 2014:02:21 21:08:35+07:00 Creator Tool : PDFCreator Version 0.9.5 Metadata Date : 2014:05:09 10:23:06+03:00 Document ID : d41f1baf-6a7b-11e1-0000-3d8c2e83a83f Instance ID : uuid:a0f1c0d5-8122-4f33-aa99-750cf4b31861 Format : application/pdf Title : Quanta LG3/5 - Schematics. www.s-manuals.com. Creator : Description : Subject : Quanta LG3/5 - Schematics. www.s-manuals.com. Page Count : 41 Keywords : Quanta, LG3/5, -, Schematics., www.s-manuals.com.EXIF Metadata provided by EXIF.tools