STM P107 Development Board For STM32F107 With Ethernet, USB, CAN Stm32
User Manual: olimex -
Open the PDF directly: View PDF
.
Page Count: 18
| Download | |
| Open PDF In Browser | View PDF |
STM32-P107 development board Users Manual All boards produced by Olimex are ROHS compliant Rev. A, December 2010 Copyright(c) 2010, OLIMEX Ltd, All rights reserved Page 1 INTRODUCTION STM32-P107 prototype board provides easy way for developing and prototyping with the new STM32F107VCT6 connectivity line microcontroller, produced by STMicroelectronics. STM32-P107 has JTAG port for programming and debugging, USB_OTG, user button, two status leds, and most of the GPIOs are on extension headers where you can connect your additional circuits. BOARD FEATURES - CPU: STM32F107VCT6 32 bit ARM-based microcontroller with 256 KB Flash, 64 KB RAM, USB OTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication interfaces - JTAG connector with ARM 2x10 pin layout for programming/debugging - USB_OTG - USB_HOST - 100Mbit Ethernet - RS232 - Mini SD/MMC card connector - UEXT connector - Power Jack - Two user buttons - RESET button and circuit - Two status leds - Power-on led - 3V battery connector - Extension port connectors for many of microcontrollers pins - PCB: FR-4, 1.5 mm (0,062"), soldermask, silkscreen component print - Dimensions: 132.08x96.52mm (5.2x3.8") ELECTROSTATIC WARNING The STM32-P107 board is shipped in protective anti-static packaging. The board must not be subject to high electrostatic potentials. General practice for working with static sensitive devices should be applied when working with this board. Page 2 BOARD USE REQUIREMENTS Cables: The cable you will need depends on the programmer/debugger you use. If you use ARM-JTAG, you will need LPT cable, if you use ARM-JTAG-EW, you will need 1.8 meter USB A-B cable. Hardware: Programmer/Debugger – one of the Olimex ARM Programmers: ARMJTAG, ARM-JTAG-EW. Software: ARM C compiler PROCESSOR FEATURES STM32-P107 board use ARM-based 32-bit microcontroller STM32F107VCT6 with these features: – – – – – Core: ARM 32-bit Cortex™-M3 CPU – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access – Single-cycle multiplication and hardware division Memories – 256 Kbytes of Flash memory – 64 Kbytes of SRAM Clock, reset and supply management – 2.0 to 3.6 V application supply and I/Os – POR, PDR, and programmable voltage detector (PVD) – 25 MHz crystal oscillator – Internal 8 MHz factory-trimmed RC – Internal 40 kHz RC with calibration – 32 kHz oscillator for RTC with calibration Low power – Sleep, Stop and Standby modes – VBAT supply for RTC and backup registers 2 × 12-bit, 1 µs A/D converters (16 channels) – Conversion range: 0 to 3.6 V – Sample and hold capability – Temperature sensor – up to 2 MSps in interleaved mode – 2 × 12-bit D/A converters – DMA: 12-channel DMA controller – Supported peripherals: timers, ADCs, DAC, I2Ss, SPIs, I2Cs and USARTs Page 3 – – Debug mode – Serial wire debug (SWD) & JTAG interfaces – Cortex-M3 Embedded Trace Macrocell™ 80 fast I/O ports – – – – 80 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant 10 timers – four 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input – 1 × 16-bit motor control PWM timer with dead-time generation and emergency stop – 2 × watchdog timers (Independent and Window) – SysTick timer: a 24-bit downcounter – 2 × 16-bit basic timers to drive the DAC 14 communication interfaces – 2 × I2C interfaces (SMBus/PMBus) – 5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control) – 3 SPIs (18 Mbit/s), 2 with a multiplexed I2S interface that offers audio class accuracy via advanced PLL schemes – 2 × CAN interfaces (2.0B Active) with 512 bytes of dedicated SRAM – USB 2.0 full-speed device/host/OTG controller with on-chip PHY that supports HNP/SRP/ID with 1.25 Kbytes of dedicated SRAM – 10/100 Ethernet MAC with dedicated DMA and SRAM (4 Kbytes): IEEE1588 hardware support, MII/RMII available on all packages CRC calculation unit, 96-bit unique ID Page 4 BLOCK DIAGRAM Page 5 MEMORY MAP Page 6 1 2 C18 100nF C17 100nF 2 C16 100nF CLOSE C19 100nF 3V_BAT WF2S 3.3V Q1 3.3VA_MCU_E Page 7 6VAC (6.5-9)VDC 2 4 6 C7 C6 C5 C4 1 R7 300R/1% C3 HN2x3 PWR_SEL 1 3 5 OUT R8 390R/1% R9 240R/1% ADJ/GND IN C8 VR2(3.3V) LM1117IMPX-ADJ C9 100nF C2 +5V_JTAG +5V_OTG_PWR +5V_EXT CLOSE C10 GND_PIN C1 470uF/16VDC 2 1 2 1 CLOSE GNDA_E GND 2 CLOSE 3.3VA_E 100nF C11 1 R6 100R/1% VO GND/ADJ 2 VI VR1(5.0V) AME1085 3.3VA AGND 3.3VA 25MHZ STE101P GNDA1 GNDA2 GNDA3 GNDA4 GNDA5 STAT1 R59 470R GREEN(GYX-SD-TC0805SGC) STAT2 STAT1 NA R45 33 26 30 31 32 8 22 29 59 60 ETH_RMII_REF_CLK TEST_SE TEST MDIX-DIS CF2 SCLOCK NC1 NC2 RIP COL CRS 3.3V R51 100nF C50 0R(NA) L1 C53 100nF FB0805/600R/200mA(201209-601) MII_AVCC R58 NA(100R/1%) 3.3V SD/MMC R56 L4 1.5k 330R 330R 1.5k FB0805/600R/200mA(201209-601) 3.3V R57 C52 100nF LEDL LEDTR USART2_TX I2C1_SCL SPI3_MISO SPI3_SCK R54 R55 3.3V R61 4.7k 3.3V 100nF C54 MII_AVDD 1 3 2 AG KG AY KY 7 6 8 TD+ TCT TDAG KG AY KY RD+ RCT RD- LAN 1:1 YELLOW(GYX-SD-TC0805SYC) STAT2 R60 470R R73 10k 2 VCC GND RESET RESET 1 N A (S TM1001RW X 6F) U4 3.3V + 100nF C55 330R R75 100R/1% R74 RESET CIRCUIT RST 10k 3 2.2uF/6.3V + 4 7uF/6 .3V/T ANT NA(10uF/6.3V) + 4 7uF/6 .3V/T ANT 100nF + 4 7uF/6 .3V/T ANT 100nF NA(10uF/6.3V) http://www.olimex.com/dev COPYRIGHT(C), 2009 Rev. Initial STM32-P107 PB2/BOOT1 R76 75 1nF/2kV YELLOW 1:1 75 R62 4.7k 1 3.3V B1_0/B1_1 HN1x3 0 4 S H IE L D USB_OTG USB_A VBUS DD+ ID GND R3 R2 R1 L5 R5 R4 3.3V MICRO_AB 75 75 3 7 8 6 1 4 5 2 R63 33k 3.3V CL470nH/0805/1.76R/250mA GREEN USART2_RX I2C1_SDA SPI3_MOSI CS_UEXT RJLD-043TC 2 4 6 8 10 BH10S UEXT R53 0R(NA) 1 3 5 7 9 1M 10k SPI1_MISO 100k 100k 100k SPI1_NSS SPI1_MOSI UEXT C40 47uF/6.3V/TANT SPI1_SCK SPI1_MISO SPI1_NSS SPI1_MOSI SD/MMC 3.3V 2 3 6 4 5 7 8 1 MICRO CD/DAT3/CS CMD/DI VSS VDD CLK/SCLK DAT0/DO DAT1/RES DAT2/RES L3 F B 0 8 0 5 /6 0 0 R /2 0 0 m A (2 0 1 2 0 9 -6 0 1 ) SPI3_SCK,SPI3_MOSI,SPI3_MISO,CS_UEXT,I2C1_SCL,I2C1_SDA,USART2_TX,USART2_RX,SPI1_NSS,SPI1_SCK,SPI1_MISO,SPI1_MOSI 7 10 14 20 24 VCCA1 VCCA2 VCCA3 VCCA4 STATUS LEDS C44 100nF 3 3.3V C45 100nF 3.3V_E 3.3V WKUP C46 100nF 470R R10 R33 330R C47 100nF PWR_LED RED(GYX-SD-TC0805SYRK) +5V R31 100k C48 100nF 3 2 1 YDJ-1136 G1 T1103NE-DTSM-21R(12x12x4.3mm) +5V C30 100nF C41 100nF R46 DB104(SMD) TAMPER C42 100nF POWER SUPPLY CIRCUIT RS232 6 7 8 9 1 2 3 4 5 9 13 16 17 10k PWR_JACK GND15 CTS RTS C43 100nF U3PWR C29 100nF 13 8 T1103NE-DTSM-21R(12x12x4.3mm) 16VCC R1IN R2IN T1OUT T2OUT R32 100R/1% MII_AVCC TX+ TXRX+ RX- 1.5k 1.5k 1.5k NA(10pF) 3.3V R1OUT R2OUT T1IN T2IN 330R R29 100R/1% WKUP 21 23 19 18 LED10 R49 LEDTR LEDL LEDC R48 LEDS R47 ETH_RMII_CRS_DV ETH_RMII_RXD0 ETH_RMII_RXD1 ETH_RMII_TX_EN ETH_RMII_TXD0 ETH_RMII_TXD1 C49 R26 330R 12 9 NA R27 TAMPER TXP TXN RXP RXN 38 37 36 35 34 47 46 44 43 51 49 48 55 56 57 58 52 53 54 3.3V NA(10pF) R25 330R 14 7 R30 GND1 GND2 GND3 LEDR10 LEDTR LEDL LEDC LEDS RXD0 RXD1 RXD2 RXD3 RX_ER/RXD4 RX_CLK RX_DV TXD0 TXD1 TXD2 TXD3 TX_ER/TXD4 TX_CLK TX_EN BH20S 2 4 6 8 10 12 14 16 18 20 C51 11 10 6 25 40 50 +5V_JTAG JTAG R50 V- C31 100nF OVDD DVDD DVDD1 X1 X2 10k 10k R71 R72 1 3 5 7 9 11 13 15 17 19 NA (49.9/1%) C2- R28 10k 39 45 62 12 11 FDE MF0 MF1 MF2 MF3 MF4 CFG0 CFG1 RESET PWRDWN MDC MDIO MDINT IREF 10k R68 NA R70 R67 10k ETHERNET 10k R66 10k R52 C2+ C28 100nF C27 100nF 3.3V 25MHZ 6 5 4 3 2 1 64 63 28 27 42 41 61 15 PWDW_D HN1x2 U2 R69 R65 10k C39 100nF C38 +5V_OTG_PWR USB_OTG_DUSB_OTG_D+ OTG_ID USB_OTG FB 0 8 0 5 /6 0 0 R/2 0 0 m A (2 0 1 2 0 9 -6 0 1 ) L2 USB_HOST +5V_HOST_PWR 1 USB_HOST_D- 2 USB_HOST_D+ 3 USB_HOST 2.2uF/6.3V 100nF C35 +5V 3.3V 7 6 2 1 0R 5 2 2 OPEN 1 R-T R64 10k RST R34 10k ETH_RMII_MDC ETH_RMII_MDIO ETH_RMII_MDINT R35 10k 4.99k/1% R36 3.3V 10k R37 10k R38 10k R39 10k R40 R41 10k 10k R42 R43 10k R44 10k 3.3V TRST TDO RST TRST TDI TMS TCK JTAG 33k EN1 OUT1 EN2 OUT2 #OC1 IN #OC2 GND U5 ST2052BD NA(49 .9/1%) C26 4 100nF V+ PD8 PD9 PD10 PD11 PD12 PD13 PD14 PD15 USART2_TX USART2_RX C15 10pF C14 10pF SPI3_SCK SPI3_MISO SPI3_MOSI ETH_RMII_RXD0 ETH_RMII_RXD1 ETH_RMII_MDC CS_UEXT OTG_ID +5V_OTG_PWR USB_OTG_DUSB_OTG_D+ 0R C1- C1+ 3.3V USART3_CTS USART3_RTS PD5 PD6 GND I2C1_SCL I2C1_SDA ETH_RMII_TX_EN ETH_RMII_TXD0 ETH_RMII_TXD1 HN1x3 USB_HOST_DUSB_OTG_D- H 3 4 8 5 R21 MII_AVDD 3 ST3232BDR(SO16) R17 PC6 PC7 PC8 PC9 PC2 PC3 PC0 PC10 PC11 PC12 PC13 Q2 32768Hz/6pF PD0 PD1 PD2 PD3 PD4 USART2_TX USART2_RX USB_VBUSON USART3_TX USART3_RX NA BUTTONS 81 82 83 84 85 86 87 88 55 56 57 58 59 60 61 62 SPI3_SCK SPI3_MISO SPI3_MOSI TAMPER ETH_RMII_RXD0 ETH_RMII_RXD1 STAT1 STAT2 ETH_RMII_MDC CS_UEXT PB14 PB15 PB10 O USB_D- MII_AVDD U3 3.3V PD0/OSC_IN/CAN1_RX PD1/OSC_OUT/CAN1_TX PD2/TIM3_ETR/UART5_RX PD3/USART2_CTS PD4/USART2_RTS PD5/USART2_TX PD6/USART2_RX PD7/USART2_CK PD8/USART3_TX/ETH_MII_RX_DV PD9/USART3_RX/ETH_MII_RX_D0 PD10/USART3_CK/ETH_MII_RX_D1 PD11/USART3_CTS/ETH_MII_RX_D2 PD12/TIM4_CH1/USART3_RTS/ETH_MII_RX_D3 PD13/TIM4_CH2 PD14/TIM4_CH3 PD15/TIM4_CH4 15 PC0/ADC12_IN10 16 PC1/ADC12_IN11/ETH_MII_MDC/ETH_RMII_MDC 17 PC2/ADC12_IN12/ETH_MII_TXD2 18 PC3/ADC12_IN13/ETH_MII_TX_CLK 33 PC4/ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0 34 PC5/ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1 63 PC6/I2S2_MCK/TIM3_CH1 64 PC7/I2S3_MCK/TIM3_CH2 65 PC8/TIM3_CH3 66 PC9/TIM3_CH4 78 PC10/UART4_TX/USART3_TX/SPI3_SCK 79 PC11/UART4_RX/USART3_RX/SPI3_MISO 80 PC12/UART5_TX/USART3_CK/SPI3_MOSI 7 PC13/TAMPER-RTC 8 PC14/OSC32_IN 9 PC15/OSC32_OUT ETH_RMII_TX_EN ETH_RMII_TXD0 ETH_RMII_TXD1 I2C1_SCL I2C1_SDA 100nF C34USBLC6-2P6 1 2 3 U6 D TA 114Y K A T1 MII_AVDD C25 1 100nF STM32F107VCT6 PE0/TIM4_ETR PE1 PE2/TRACECK PE3/TRACED0 PE4/TRACED1 PE5/TRACED2 PE6/TRACED3 PE7/TIM1_ETR PE8/TIM1_CH1N PE9/TIM1_CH1 PE10/TIM1_CH2N PE11/TIM1_CH2 PE12/TIM1_CH3N PE13/TIM1_CH3 PE14/TIM1_CH4 PE15/TIM1_BKIN NRST NC OSC_OUT RS232 ETH_RMII_MDINT USB_FAULT 97 98 1 2 3 4 5 38 39 40 41 42 43 44 45 46 14 73 13 OSC_IN BOOT0 VBAT VREF- VREF+ NA(47pF) 2 1 MII_AVDD USART3_RX USART3_CTS R14 NA 150R NA 12 94 6 20 21 NA(47pF) 6 5 4 USB_FAULT 47k + USART3_TX USART3_RTS PE0 PE1 PE2 PE3 PE4 PE5 PE6 PE7 PE8 PE9 PE10 PE11 PE12 PE13 RST RST R15 25MHZ R16 Q25.000MHz/HC-49SM(SMD)/20pF 10k 3.3V C13 27pF 1 R13 VBAT VREF- NA 100nF VREF+ 3 2 1 B0_0/B0_1 HN1x3 0 D1 BAT54C 0R(NA) 0R C24 SPI1_MOSI R24 R23 3 2 1 R12 1 C33 22R 22R 3.3V USB_VBUSON R19 GND4 GND3 C12 27pF + C32 OTG_DM OTG_DP HN1x3 USB_HOST_D+ USB_OTG_D+ H USB_D+ +5V_HOST_PWR USB_HOST_DUSB_HOST_D+ USB CIRCUIT +5V_HOST_PWR +5V_OTG_PWR HN1x3 R20 C23 PB2/BOOT1 TDO TRST SPI1_MOSI PB0 PB1 PB2TDO TRST PB5 PB6 PB7 PB8 PB9 O H 33k 33R 35 36 37 89 90 91 92 93 95 96 47 48 51 52 53 54 3.3V 0R(NA) 0R R22 VBUS 10k 1.5k USB 1 2 C20 100nF VSSA PB0/ADC12_IN8/TIM3_CH3/ETH_MII_RXD2/TIM1_CH2N PB1/ADC12_IN9/TIM3_CH4/ETH_MII_RXD3/TIM1_CH3N PB2/BOOT1 PB3/JTDO/SPI3_SCK/TRACESWO/TIM2_CH2/SPI1_SCK PB4/JNTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO PB5/I2C1_SMBAL/SPI3_MOSI/ETH_MII_PPS_OUT/ETH_RMII_PPS_OUT/TIM3_CH2/SPI1_MOSI/CAN2_RX PB6/I2C1_SCL/TIM4_CH1/USART1_TX/CAN2_TX PB7/I2C1_SDA/TIM4_CH2/USART1_RX PB8/TIM4_CH3/ETH_MII_TXD3/I2C1_SCL/CAN1_RX PB9/TIM4_CH4/I2C1_SDA/CAN1_TX PB10/I2C2_SCL/USART3_TX/ETH_MII_RX_ER/TIM2_CH3 PB11/I2C2_SDA/USART3_RX/ETH_MII_TX_EN/ETH_RMII_TX_EN/TIM2_CH4 PB12/SPI2_NSS/I2S2_WS/I2C2_SMBAL/USART3_CK/TIM1_BKIN/CAN2_RX/ETH_MII_TXD0/ETH_RMII_TXD0 PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/ETH_MII_TXD1/ETH_RMII_TXD1 PB14/SPI2_MISO/TIM1_CH2N/USART3_RTS PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N OTG_VBUS O 1 0uF / 6.3 V/ TA N T 19 VDDA ETH_RMII_CRS_DV 33R TMS TCK TDI SPI1_NSS SPI1_SCK SPI1_MISO ETH_RMII_MDIO PA3 PA4 PA5 PA6 PA0 3 2 1 22 SPI1_NSS SPI1_SCK SPI1_MISO ETH_RMII_CRS_DV R18 OTG_VBUS OTG_ID OTG_DM OTG_DP TMS TCK WKUP ETH_RMII_REF_CLK ETH_RMII_MDIO + GND2 GND1 R11 C22 100nF 23 24 25 26 29 30 31 32 67 68 69 70 71 72 76 77 C37 100nF C21 10uF/6.3V/TANT VSS VSS VSS VSS VSS PA0/WKUP/USART2_CTS/ADC12_IN0/TIM2_CH1_ETR/TIM5_CH1/ETH_MII_CRS_WKUP PA1/USART2_RTS/ADC12_IN1/TIM5_CH2/TIM2_CH2/ETH_MII_RX_CLK/ETH_RMII_REF_CLK PA2/USART2_TX/TIM5_CH3/ADC12_IN2/TIM2_CH3/ETH_MII_MDIO/ETH_RMII_MDIO PA3/USART2_RX/TIM5_CH4/ADC12_IN3/TIM2_CH4/ETH_MII_COL PA4/SPI1_NSS/DAC_OUT1/USART2_CK/ADC12_IN4 PA5/SPI1_SCK/DAC_OUT2/ADC12_IN5 PA6/SPI1_MISO/ADC12_IN6/TIM3_CH1/TIM1_BKIN PA7/SPI1_MOSI/ADC12_IN7/TIM3_CH2/ETH_MII_RX_DV/ETH_RMII_CRS_DV/TIM1_CH1N PA8/USART1_CK/OTG_FS_SOF/TIM1_CH1/MCO PA9/USART1_TX/TIM1_CH2/OTG_FS_VBUS PA10/USART1_RX/TIM1_CH3/OTG_FS_ID PA11/USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP PA13/JTMS/SWDIO PA14/JTCK/SWCLK PA15/JTDI/SPI3_NSS/TIM2_CH1_ETR/SPI1_NSS C36 FB1 U1 VDD VDD VDD VDD VDD USB FB0805/600R/200mA(201209-601) 10 27 99 74 49 50 75 100 28 11 3 2 1 3.3VA CLOSE 3.3V_MCU_E 3.3V SCHEMATIC RJ45 SIDE T1107A(6x3,8x2,5mm) BOARD LAYOUT POWER SUPPLY CIRCUIT STM32-P107 can take power from three sources: – PWR connector where (6.5-9)V DC or 6V AC is applied by external power source. – +5V_ OTG-PWR from USB OTG – +5V_JTAG from JTAG The programmed board power consumption is about 70 mA. RESET CIRCUIT STM32-P107 reset circuit includes JTAG connector pin 15, U2 (STE101P) pin 28 (RESET), R73(10k), R74(330Ohm), R75(100Ohm/1%), C55(100nF), STM32F107 pin 14 (NRST) and RESET button. CLOCK CIRCUIT Quartz crystal 25 MHz is connected to STM32F107 pin 12 (OSC_IN) and pin 13 (OSC_OUT). Quartz crystal 32.768kHz is connected to STM32F107 pin 8 (PC14/OSC32_IN) and pin 9 (PC15/OSC32_OUT). Page 8 JUMPER DESCRIPTION PWR_SEL When position 1-2 is shorted – the board is power supplied from JTAG. When position 3-4 is shorted – the board is power supplied from USB_OTG. When position 5-6 is shorted – the board is power supplied from External power source. Default state is – position 5-6 – shorted. B0_0/B0_1 When this jumper is in position B0_1 – BOOT0 is connected to 3.3V, and when the jumper is in position B0_0 – BOOT0 is connected to GND. Default state is B0_0. B1_0/B1_1 When this jumper is in position B1_1 – BOOT1 is connected to 3.3V, and when the jumper is in position B1_0 – BOOT1 is connected to GND. Default state is B1_0. VBUS When is in position “H” - connects +5V_HOST_PWR to OTG_VBUS. When is in position “O” - connects +5V_OTG_PWR to OTG_VBUS. Default state is “O”. USB_D+ When is in position “H” - connects USB_HOST_D+ to OTG_DP. When is in position “O” - connects USB_OTG_D+ to OTG_DP. Default state is “O”. USB_DWhen is in position “H” - connects USD_HOST_D- to OTG_DM. When is in position “O” - connects USB_OTG_D- to OTG_DM. Default state is “O”. PWDW_D When is closed – disables Ethernet transceiver (STE101P) Power Down Mode. STE101P is active. Default state is closed. 3.3V_MCU_E Enable microcontroller 3.3V power supply Default state is closed. Page 9 3.3V_E Enable regulator VR2 (3.3V) - LM1117 Default state is closed. 3.3VA_E Enables board 3.3V analog power supply. Default state is closed. 3.3VA_MCU_E Enables microcontroller 3.3V analog power supply. Default state is closed. GNDA_E Enables board analog GND. Default state is closed. R-T Connects RST to TRST Default state is open. INPUT/OUTPUT Status LED1 (green) with name STAT1 connected to STM32F107 pin 63 (PC6/I2S2_MCK/TIM3_CH1). Status LED2 (yellow) with name STAT2 connected to STM32F107 pin 64 (PC7/I2S3_MCK/TIM3_CH2). Power-on LED (red) with name PWR – this led shows that +3.3V is applied to the board. User button with name WKUP connected to STM32F107 pin 23 (PA0/WKUP). User button with name TAMPER connected to STM32F107 pin 7 (PC13/TAMPERRTC). Reset button with name RESET connected to STM32F107 pin 14 (NRST). Page 10 CONNECTOR DESCRIPTIONS JTAG The JTAG connector allows the software debugger to talk via a JTAG (Joint Test Action Group) port directly to the core. Instructions may be inserted and executed by the core thus allowing STM32F107 memory to be programmed with code and executed step by step by the host software. For more details refer to IEEE Standard 1149.1 - 1990 Standard Test Access Port and Boundary Scan Architecture and STM32F107 datasheets and users manual. Pin # Signal Name Pin # Signal Name 1 3.3V 2 3.3V 3 TRST 4 GND 5 TDI 6 GND 7 TMS 8 GND 9 TCK 10 GND 11 PULL-DOWN 12 GND 13 TDO 14 GND 15 RST 16 GND 17 PULL-DOWN 18 GND 19 +5V_JTAG 20 GND PWR_JACK Pin # Signal Name 1 Power Input 2 GND Page 11 USB_HOST Pin # Signal Name 1 +5V_HOST_PWR 2 USB_HOST_D- 3 USB_HOST_D+ 4 GND USB_OTG Pin # Signal Name 1 +5V_OTG_PWR 2 USB_OTG_D- 3 USB_OTG_D+ 4 OTG_ID 5 GND 3V_BAT Pin # Signal Name 1 VBAT 2 GND RS232 Pin # Signal Name 1 NC 2 T1OUT 3 R1IN 4 NC 5 GND 6 NC 7 CTS 8 RTS 9 NC Page 12 UEXT Pin # Signal Name 1 3.3V 2 GND 3 USART2_TX 4 USART2_RX 5 I2C1_SCL 6 I2C1_SDA 7 SPI3_MISO 8 SPI3_MOSI 9 SPI3_SCK 10 CS_UEXT LAN Pin # Signal Name Chip Side Pin # Signal Name Chip Side 1 TX+ 5 Not Connected (NC) 2 TX- 6 VDD 3 VDD 7 RX+ 4 Not Connected (NC) 8 RX- LED Color Usage Right Green Link status Left Yellow Activity status Page 13 SD/MMC Pin # Signal Name 1 MCIDAT2 2 SPI1_NSS 3 SPI1_MOSI 4 3.3V 5 SPI1_SCK 6 GND 7 SPI1_MISO 8 MCIDAT1 9 Not connected 10 Not connected 11 Not connected 12 Not connected Page 14 MECHANICAL DIMENSIONS All measures are in inches. Page 15 AVAILABLE DEMO SOFTWARE – – – – Blinking LED Demo software for EW-ARM 5.50 Ethernet Demo software for EW-ARM 5.50 USB Demo software for EW-ARM 5.50 SD card Demo software for EW-ARM 5.50 Page 16 ORDER CODE STM32-P107 – assembled and tested How to order? You can order to us directly or by any of our distributors. Check our web www.olimex.com/dev for more info. Revision history: REV. Initial - create December 2009 REV.A - edited by TU December 2010 REV. B - Demo Software added and mechanical dimensions – more detailed Page 17 Disclaimer: © 2009 Olimex Ltd. All rights reserved. Olimex®, logo and combinations thereof, are registered trademarks of Olimex Ltd. Other terms and product names may be trademarks of others. The information in this document is provided in connection with Olimex products. No license, express or implied or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Olimex products. Neither the whole nor any part of the information contained in or the product described in this document may be adapted or reproduced in any material from except with the prior written permission of the copyright holder. The product described in this document is subject to continuous development and improvements. All particulars of the product and its use contained in this document are given by OLIMEX in good faith. However all warranties implied or expressed including but not limited to implied warranties of merchantability or fitness for purpose are excluded. This document is intended only to assist the reader in the use of the product. OLIMEX Ltd. shall not be liable for any loss or damage arising from the use of any information in this document or any error or omission in such information or any incorrect use of the product. Page 18
Source Exif Data:
File Type : PDF File Type Extension : pdf MIME Type : application/pdf PDF Version : 1.5 Linearized : No Page Count : 18 Language : bg-BG XMP Toolkit : XMP toolkit 2.9.1-13, framework 1.6 About : uuid:060492f0-45c4-4b13-a744-3fc9f773bf2b Producer : OpenOffice.org 3.1 Create Date : 2010:12:23 09:19:29+02:00 Creator Tool : Writer Modify Date : 2010:12:23 09:20:54+02:00 Metadata Date : 2010:12:23 09:20:54+02:00 Document ID : uuid:100bbfd3-7b2e-4334-8334-0b69fd77f41e Format : application/pdf Title : STM-P107 development board for STM32F107 with Ethernet, USB, CAN Description : Development board for STM32F107 Creator : OLIMEX Ltd Author : OLIMEX Ltd Keywords : stm32f107, usb, can, ethernet, development, board Subject : Development board for STM32F107EXIF Metadata provided by EXIF.tools