STM P107 Development Board For STM32F107 With Ethernet, USB, CAN Stm32
User Manual: olimex -
Open the PDF directly: View PDF .
Page Count: 18
![](asset-1.png)
STM32-P107 development board
Users Manual
All boards produced by Olimex are ROHS compliant
Rev. A, December 2010
Copyright(c) 2010, OLIMEX Ltd, All rights reserved
Page 1
![](asset-2.png)
INTRODUCTION
STM32-P107 prototype board provides easy way for developing and prototyping
with the new STM32F107VCT6 connectivity line microcontroller, produced by
STMicroelectronics. STM32-P107 has JTAG port for programming and debugging,
USB_OTG, user button, two status leds, and most of the GPIOs are on extension
headers where you can connect your additional circuits.
BOARD FEATURES
-CPU: STM32F107VCT6 32 bit ARM-based microcontroller with 256 KB Flash, 64
KB RAM, USB OTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication
interfaces
-JTAG connector with ARM 2x10 pin layout for programming/debugging
-USB_OTG
-USB_HOST
-100Mbit Ethernet
-RS232
-Mini SD/MMC card connector
-UEXT connector
-Power Jack
-Two user buttons
-RESET button and circuit
-Two status leds
-Power-on led
-3V battery connector
-Extension port connectors for many of microcontrollers pins
-PCB: FR-4, 1.5 mm (0,062"), soldermask, silkscreen component print
-Dimensions: 132.08x96.52mm (5.2x3.8")
ELECTROSTATIC WARNING
The STM32-P107 board is shipped in protective anti-static packaging. The board
must not be subject to high electrostatic potentials. General practice for working
with static sensitive devices should be applied when working with this board.
Page 2
![](asset-3.png)
BOARD USE REQUIREMENTS
Cables: The cable you will need depends on the programmer/debugger you use. If
you use ARM-JTAG, you will need LPT cable, if you use ARM-JTAG-EW, you will
need 1.8 meter USB A-B cable.
Hardware: Programmer/Debugger – one of the Olimex ARM Programmers: ARM-
JTAG, ARM-JTAG-EW.
Software: ARM C compiler
PROCESSOR FEATURES
STM32-P107 board use ARM-based 32-bit microcontroller STM32F107VCT6 with
these features:
–Core: ARM 32-bit Cortex™-M3 CPU
–72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1)
performance at 0 wait state memory access
–Single-cycle multiplication and hardware division
–Memories
–256 Kbytes of Flash memory
–64 Kbytes of SRAM
–Clock, reset and supply management
–2.0 to 3.6 V application supply and I/Os
–POR, PDR, and programmable voltage detector (PVD)
–25 MHz crystal oscillator
–Internal 8 MHz factory-trimmed RC
–Internal 40 kHz RC with calibration
–32 kHz oscillator for RTC with calibration
–Low power
–Sleep, Stop and Standby modes
–VBAT supply for RTC and backup registers
–2 × 12-bit, 1 µs A/D converters (16 channels)
–Conversion range: 0 to 3.6 V
–Sample and hold capability
–Temperature sensor
–up to 2 MSps in interleaved mode
–2 × 12-bit D/A converters
–DMA: 12-channel DMA controller
–Supported peripherals: timers, ADCs, DAC, I2Ss, SPIs, I2Cs and
USARTs
Page 3
–Debug mode
–Serial wire debug (SWD) & JTAG interfaces
–Cortex-M3 Embedded Trace Macrocell™
–80 fast I/O ports
–80 I/Os, all mappable on 16 external interrupt vectors and almost all 5
V-tolerant
–10 timers
–four 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and
quadrature (incremental) encoder input
–1 × 16-bit motor control PWM timer with dead-time generation and
emergency stop
–2 × watchdog timers (Independent and Window)
–SysTick timer: a 24-bit downcounter
–2 × 16-bit basic timers to drive the DAC
–14 communication interfaces
–2 × I2C interfaces (SMBus/PMBus)
–5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
–3 SPIs (18 Mbit/s), 2 with a multiplexed I2S interface that offers audio
class accuracy via advanced PLL schemes
–2 × CAN interfaces (2.0B Active) with 512 bytes of dedicated SRAM
–USB 2.0 full-speed device/host/OTG controller with on-chip PHY that
supports HNP/SRP/ID with 1.25 Kbytes of dedicated SRAM
–10/100 Ethernet MAC with dedicated DMA and SRAM (4 Kbytes):
IEEE1588 hardware support, MII/RMII available on all packages
–CRC calculation unit, 96-bit unique ID
Page 4
![](asset-5.png)
BLOCK DIAGRAM
Page 5
![](asset-6.png)
MEMORY MAP
Page 6
![](asset-7.png)
SCHEMATIC
Page 7
01
01
O H
O
O
H
H
CL OSE
CLOSE
CLOSE
CLOSE
WF2S
HN1x3
HN1x 3
47 0u F/1 6VDC 10 0nF
NA(10uF/6.3V)
100nF
4 7u F/6 . 3V /T A NT
100nF
4 7u F/6 . 3V /T A NT
NA(10uF/6.3V)
4 7u F/6 . 3V /T A NT
2.2uF/6.3V
10 0nF
27 pF
27 pF
10pF
10 pF
100nF
100nF
100nF
100nF
100nF
10uF/ 6.3V/TAN T 100 nF
10 0n F
NA
10 0nF
10 0n F
10 0nF
10 0n F
10 0n F
10 0n F
10 0n F
NA( 47 pF) NA(47 pF) 10 0nF
100nF
10 u F / 6. 3 V/ TA N T
100nF
2.2u F/6.3 V 1 00 nF
47 uF/ 6.3V/TAN T
100nF
100nF
100nF
100nF
100nF
100nF
100nF
100nF
NA (10 p F)
10 0n F
NA (10 p F)
10 0nF
10 0n F 100nF
10 0n F
BAT5 4C
FB0805/600R/200mA(201209-601)
DB104(SMD)
CLOSE
BH20S
FB080 5/600R /200mA (201209-60 1)
FB0805/600R/200mA (201209-601)
FB0805/600R/200m A(201209-601)
FB080 5/600R /200mA (201209-60 1)
CL470nH/0805/1.76R/250mA
RJ LD -04 3TC
MII_AVCC
+5V
+5V
MII_AVCC
HN1x 2
YDJ-11 36
RED(G YX-SD-TC0 80 5SYRK)
HN2x 3
Q25.000M Hz/HC-49SM (SMD)/20pF
3276 8Hz/6pF O PEN
10 0k
100k
10 0k
10 k
1M
10 0R/1%
30 0R /1%
240R/1%
390R/1%
47 0R
33 R
0R (N A)
10 k
NA
15 0R
NA
NA
33 R
1.5k
33k
33 k
0R (N A)
22 R
22 R
33 0R
33 0R
NA
10 k
10 0R /1 %
33 0R
10 0k
10 0R/1%
33 0R
10k
10 k
4.99k/1%
10 k
10 k
10k
10 k
10 k
10 k
10 k
10 k
NA
10k
1.5k
1.5k
1.5k
NA (49 . 9/ 1% )
0R (N A)
NA (49 . 9/ 1% )
0R (N A)
33 0R
1.5k
33 0R
1.5kNA(100R/1%)
47 0R 470 R
4.7k 4.7k 33 k
10 k 10 k 10k 10 k NA
10 k 10 k
10 k
10 k
10 k
33 0R
10 0R/1%
10 k
T1107A(6x3,8x2,5mm)
MICRO
GREEN(GYX-S D-TC0805S GC) YELLOW(GYX-SD-TC0805 SY C)
D TA 1 14 Y K A
T1103NE-DTSM-21R(12x12x4.3mm)
STM3 2F10 7VCT6
STE1 01P
ST323 2BDR (SO1 6)
N A (S T M 100 1R W X 6 F )
ST20 52BD
USBLC 6- 2P6
BH10 S
HN1x 3
HN1x 3
USB_A
MICRO _AB
3.3 V
3.3 V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3 V
3.3V
3.3V
3.3VA
3.3 V
3.3 VA
3.3 V 3.3V
3.3V
3.3V
3.3V
3.3V
3.3 V
3.3V
3.3V
3.3 V
3.3V
3.3V
3.3V
HN1x3
MII_AVDD
MII_AVDD
MII_AVDD
MII_AVDD
MII_ AVD D
AME1 08 5 LM111 7IMPX-ADJ
T1103NE-DTSM-21R(12x12x4.3mm)
SPI3_SC K,SPI3 _MOSI,SPI3 _MISO ,CS_UE XT,I 2C1 _SCL,I2C1_SDA,USART2 _TX,USART2_ RX,SP I1 _N SS,SPI1_ SCK,SPI1 _MISO,SPI1_ MO SI
+5V_EXT
+5V_HO ST_ PW R
+5V_HOST_PWR
+5V_HO ST_ PW R
+5V_JTAG
+5V_JTAG
+5V_OTG_ PW R
+5V_OTG_ PW R
+5V_OTG_ PW R
+5V_OTG _PWR
25 MH Z
25 MH Z
25 MHZ
CS_U EXT
CS_U EXT C S_ UEXT
CTS
ETH_ RMII_ CRS_DV
ETH_ RM II_ CRS_DV
ETH_RMII_CRS_DV
ETH_ RMII_ MDC ETH_R MII_ MDC
ETH_ RMII_ MDC
ETH_RMII_MDINTETH_RMII_MDINT
ETH_ RMII_ MDIO ETH_RMII_ MDIO
ETH_ RM II_ MDIO
ETH_ RMII_REF_CLK
ETH_RMII_REF_CL K
ETH_ RMII_RXD0 ETH_ RMII_RXD0
ETH_RMII_RXD0
ETH_ RMII_ RXD1 ETH_ RMII_ RXD1
ETH_ RMII_RXD1
ETH_ RMII_TXD0 ETH_RMII_TXD0
ETH_RMII_TX D0
ETH_ RMII_TXD1 ETH_RMII _TXD1
ETH_ RMII_TXD1
ETH_RMII_TX_EN ETH _R MII_TX_EN
ETH_ RMII_ TX_EN
I2C1_SCL
I2C1_SCL I2C 1_ SCL
I2C1_SDA
I2C1_SDA I2 C1_ SDA
LE D1 0
LEDC
LEDL
LEDL
LE DS
LEDTR
LEDTR
OTG _DM
OTG_DM
OTG_DP
OTG_DP
OTG_ID
OTG_ID
OTG_ ID
OTG_ VBU S
OTG _VBU S
PB2 /BOOT1
PB2 /BOO T1
RST
RST
RST
RST
RTS
RX+
RX-
SPI1_MISO SPI1_MISO
SPI1 _MISO SPI1 _MISO
SPI1_ MOSI SPI 1_MO SI
SPI1 _MOSI SPI1_MO SI
SPI1_NS S SPI1_NSS
SPI1_ NSS SPI1_ NSS
SPI1_ SC K SPI1_ SCK
SPI1_ SCK
SPI3_MISO SPI3_MISO
SPI3 _MISO
SPI3_ MO SI SPI3_MO SI
SPI3 _MOSI
SPI3 _SCK SPI3 _SCK
SPI3_SC K
STAT1
STAT1
STAT2
STAT2
TAMPER
TAMPER
TCK
TCK TCK
TDI
TDI
TDO
TDO TDO
TMS
TMS TMS
TRST
TRST
TRST TRST
TX+
TX-
USART2 _RX USAR T2_RX
USART2 _RX
USART2 _TX USART2_TX
USART2 _TXUSART3 _CTS
USART3 _CTS
USART3 _RTS
USART3 _RTS
USART3 _RX
USART3_RX
USART3 _TX
USART3 _TX
USB_FAUL T
USB_FAUL T
USB_H OST_D+
USB_H O ST_ D+
USB_H OST_D+
USB_H OST_D-
USB_H O ST_D-
USB_H O ST_D-
USB_O TG _D +
USB_O TG _D+
USB_O TG _D +
USB_O TG _D-USB_O TG _D- USB_OTG_D-
USB_VBUSON
USB_VB USON
WKUP
WKU P
+5V 3.3V 3 .3VA
1 2
3.3VA_E
12
3.3VA_M CU_E
12
3.3 V_ E
1 2
3.3V_MC U_ E
1
2
3V_BAT
AGND
1
2
3
B0 _0/B0 _1
1
2
3
B1_0/B1 _1
C1 C 2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C2 1 C22
C2 3
C24
C25
C26 C2 7
C2 8
C2 9
C30
C31
C3 2 C3 3 C34
C35
C36
C37
C38 C39
C40
C41
C42
C43
C44
C45
C46
C47
C48
C49
C50
C51
C52
C5 3 C5 4
C5 5
D1
FB1
G1
GND
1 2
GNDA_E
GND_ PIN
1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
17 18
19 20
JTAG
L1
L2
L3
L4
L5
AG
AG
AY
AY KG
KG
KY
KY
RCT
6RD+
7
RD-
8
TCT
3TD+
1
TD-
2
75 75
75 75
1nF/2kV
1
4
5
2
3
7
8
6
GREEN
YELLOW
LAN
PA0
PA3
PA4
PA5
PA6
PB0
PB1
PB2
PB5
PB6
PB7
PB8
PB9
PB1 0
PB1 4
PB1 5
PC0
PC2
PC3
PC6
PC7
PC8
PC9
PC10
PC11
PC12
PC13
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD8
PD9
PD1 0
PD11
PD12
PD13
PD14
PD15
PE0
PE1
PE2
PE3
PE4
PE5
PE6
PE7
PE8
PE9
PE1 0
PE1 1
PE1 2
PE1 3
1
2
PWD W_ D
PWR _JAC K
PWR_LE D
1 2
3 4
5 6
PWR _SEL
Q1
Q2
1 2
R- T
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R1 1
R1 2
R1 3
R14
R15
R16
R17
R1 8
R19
R20
R2 1
R2 2
R2 3
R24
R25
R2 6
R27
R2 8
R29
R3 0
R31
R32
R3 3
R3 4
R35
R3 6
R37
R38
R39
R4 0
R41
R42
R43
R4 4
R45
R46
R47
R4 8
R49
R50
R51
R52
R53
R5 4
R5 5
R5 6
R57
R5 8
R59 R60
R6 1 R6 2 R6 3
R64 R65 R66 R67 R68
R6 9 R7 0
R71
R7 2
R73
R7 4
R75
R7 6
RESET
1
2
3
4
5
6
7
8
9
RS23 2
RST
CD/DAT3/CS 2
CLK/SCLK 5
CMD/DI 3
DAT0/DO 7
DAT1/RES 8
DAT2/RES 1
VDD 4
VSS 6
SD/MMC
STAT1 STAT2
T1
TAMPER
BOOT0
94
NC
73 NRST
14
OSC_IN
12
OSC_OUT
13
PA0/WKUP/USART2_CTS/ADC12_IN0/TIM2_CH1_ETR/TIM5_CH1/ETH_MII_CRS_WKUP 23
PA1/USART2_RTS/ADC12_IN1/TIM5_CH2/TIM2_CH2/ETH_MII_RX_CLK/ETH_RMII_REF_CLK 24
PA2/USART2_TX/TIM5_CH3/ADC12_IN2/TIM2_CH3/ETH_MII_MDIO/ETH_RMII_MDIO 25
PA3/USART2_RX/TIM5_CH4/ADC12_IN3/TIM2_CH4/ETH_MII_COL 26
PA4/SPI1_NSS/DAC_OUT1/USART2_CK/ADC12_IN4 29
PA5/SPI1_SCK/DAC_OUT2/ADC12_IN5 30
PA6/SPI1_MISO/ADC12_IN6/TIM3_CH1/TIM1_BKIN 31
PA7/SPI1_MOSI/ADC12_IN7/TIM3_CH2/ETH_MII_RX_DV/ETH_RMII_CRS_DV/TIM1_CH1N 32
PA8/USART1_CK/OTG_FS_SOF/TIM1_CH1/MCO 67
PA9/USART1_TX/TIM1_CH2/OTG_FS_VBUS 68
PA10/USART1_RX/TIM1_CH3/OTG_FS_ID 69
PA11/USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM 70
PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP 71
PA13/JTMS/SWDIO 72
PA14/JTCK/SWCLK 76
PA15/JTDI/SPI3_NSS/TIM2_CH1_ETR/SPI1_NSS 77
PB0/ADC12_IN8/TIM3_CH3/ETH_MII_RXD2/TIM1_CH2N 35
PB1/ADC12_IN9/TIM3_CH4/ETH_MII_RXD3/TIM1_CH3N 36
PB2/BOOT1 37
PB3/JTDO/SPI3_SCK/TRACESWO/TIM2_CH2/SPI1_SCK 89
PB4/JNTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO 90
PB5/I2C1_SMBAL/SPI3_MOSI/ETH_MII_PPS_OUT/ETH_RMII_PPS_OUT/TIM3_CH2/SPI1_MOSI/CAN2_RX 91
PB6/I2C1_SCL/TIM4_CH1/USART1_TX/CAN2_TX 92
PB7/I2C1_SDA/TIM4_CH2/USART1_RX 93
PB8/TIM4_CH3/ETH_MII_TXD3/I2C1_SCL/CAN1_RX 95
PB9/TIM4_CH4/I2C1_SDA/CAN1_TX 96
PB10/I2C2_SCL/USART3_TX/ETH_MII_RX_ER/TIM2_CH3 47
PB11/I2C2_SDA/USART3_RX/ETH_MII_TX_EN/ETH_RMII_TX_EN/TIM2_CH4 48
PB12/SPI2_NSS/I2S2_WS/I2C2_SMBAL/USART3_CK/TIM1_BKIN/CAN2_RX/ETH_MII_TXD0/ETH_RMII_TXD0 51
PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/ETH_MII_TXD1/ETH_RMII_TXD1 52
PB14/SPI2_MISO/TIM1_CH2N/USART3_RTS 53
PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N 54
PC0/ADC12_IN10 15
PC1/ADC12_IN11/ETH_MII_MDC/ETH_RMII_MDC 16
PC2/ADC12_IN12/ETH_MII_TXD2 17
PC3/ADC12_IN13/ETH_MII_TX_CLK 18
PC4/ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0 33
PC5/ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1 34
PC6/I2S2_MCK/TIM3_CH1 63
PC7/I2S3_MCK/TIM3_CH2 64
PC8/TIM3_CH3 65
PC9/TIM3_CH4 66
PC10/UART4_TX/USART3_TX/SPI3_SCK 78
PC11/UART4_RX/USART3_RX/SPI3_MISO 79
PC12/UART5_TX/USART3_CK/SPI3_MOSI 80
PC13/TAMPER-RTC 7
PC14/OSC32_IN 8
PC15/OSC32_OUT 9
PD0/OSC_IN/CAN1_RX 81
PD1/OSC_OUT/CAN1_TX 82
PD2/TIM3_ETR/UART5_RX 83
PD3/USART2_CTS 84
PD4/USART2_RTS 85
PD5/USART2_TX 86
PD6/USART2_RX 87
PD7/USART2_CK 88
PD8/USART3_TX/ETH_MII_RX_DV 55
PD9/USART3_RX/ETH_MII_RX_D0 56
PD10/USART3_CK/ETH_MII_RX_D1 57
PD11/USART3_CTS/ETH_MII_RX_D2 58
PD12/TIM4_CH1/USART3_RTS/ETH_MII_RX_D3 59
PD13/TIM4_CH2 60
PD14/TIM4_CH3 61
PD15/TIM4_CH4 62
PE0/TIM4_ETR
97
PE1
98
PE2/TRACECK
1
PE3/TRACED0
2
PE4/TRACED1
3
PE5/TRACED2
4
PE6/TRACED3
5
PE7/TIM1_ETR
38
PE8/TIM1_CH1N
39
PE9/TIM1_CH1
40
PE10/TIM1_CH2N
41
PE11/TIM1_CH2
42
PE12/TIM1_CH3N
43
PE13/TIM1_CH3
44
PE14/TIM1_CH4
45
PE15/TIM1_BKIN
46
VBAT
6
VDD
50
VDD
75
VDD
100
VDD
28
VDD
11
VDDA
22
VREF+
21
VREF-
20
VSS
49 VSS
74 VSS
99 VSS
27 VSS
10
VSSA
19
U1
CF2 31
CFG0
64
CFG1
63
COL 59
CRS 60
DVDD
45
DVDD1
62
FDE
6
GND1
25
GND2
40
GND3
50
GNDA1
7
GNDA2
10
GNDA3
14
GNDA4
20
GNDA5
24
IREF
15
LEDC 35
LEDL 36
LEDR10 38
LEDS 34
LEDTR 37
MDC
42
MDINT
61 MDIO
41
MDIX-DIS 30
MF0
5
MF1
4
MF2
3
MF3
2
MF4
1
NC1 8
NC2 22
OVDD
39
PWRDWN
27 RESET
28
RIP 29
RXD0 47
RXD1 46
RXD2 44
RXD3 43
RXN 18
RXP 19
RX_CLK 49
RX_DV 48
RX_ER/RXD4 51
SCLOCK 32
TEST 26
TEST_SE 33
TXD0 55
TXD1 56
TXD2 57
TXD3 58
TXN 23
TXP 21
TX_CLK 53
TX_EN 54
TX_ER/TXD4 52
VCCA1
9
VCCA2
13
VCCA3
16
VCCA4
17
X1
12
X2
11
U2
C1+
1
C1-
3
C2+
4
C2-
5
R1IN 13
R1OUT
12
R2IN 8
R2OUT
9
T1IN
11 T1OUT 14
T2IN
10 T2OUT 7
V+ 2
V- 6
U3
1516
GNDVCC
U3PWR
3
12
GND
VCC RESET
U4
#OC1
8
#OC2
5
EN1
3
EN2
4
GND 1
IN 2
OUT1 7
OUT2 6
U5
1
2
34
5
6
U6
1 2
3 4
5 6
7 8
9 10
UEXT
1
2
3
USB_D +
1
2
3
USB_D -
1
2
3
4
USB_H OST
D+
D-
GND
GND1
GND2
GND3
GND4
ID
VBUS
USB_O TG
VBAT
1
2
3
VBUS
1
VI
3VO 2
VR1(5.0 V)
GND/ADJ ADJ/GND
IN OUT
VR2(3.3 V)
VREF+
VREF-
WKUP
6VAC
(6 .5 -9)VDC
STM32-P107
Rev. Initia l
COPYRIG HT(C ), 200 9
http://www.olime x.com/d ev
+
+
+
+
+
+
+
RJ45 SIDE
1:1
1:1
GND
0R
0R
0R
0R
10k
47k
USB
SH IE LD
USB
STATUS LEDS
RESET CIRCUIT
BUTTONS
USB CIRCUIT
RS232
UEXT
USB_HOST
USB_OTG
ETHERNET
JTAG SD/MMC
POWER SUPPLY CIRCUIT
![](asset-8.png)
BOARD LAYOUT
POWER SUPPLY CIRCUIT
STM32-P107 can take power from three sources:
–PWR connector where (6.5-9)V DC or 6V AC is applied by external power
source.
–+5V_ OTG-PWR from USB OTG
–+5V_JTAG from JTAG
The programmed board power consumption is about 70 mA.
RESET CIRCUIT
STM32-P107 reset circuit includes JTAG connector pin 15, U2 (STE101P) pin 28
(RESET), R73(10k), R74(330Ohm), R75(100Ohm/1%), C55(100nF), STM32F107 pin
14 (NRST) and RESET button.
CLOCK CIRCUIT
Quartz crystal 25 MHz is connected to STM32F107 pin 12 (OSC_IN) and pin 13
(OSC_OUT).
Quartz crystal 32.768kHz is connected to STM32F107 pin 8 (PC14/OSC32_IN) and
pin 9 (PC15/OSC32_OUT).
Page 8
![](asset-9.png)
JUMPER DESCRIPTION
PWR_SEL
When position 1-2 is shorted – the board is power supplied from JTAG.
When position 3-4 is shorted – the board is power supplied from USB_OTG.
When position 5-6 is shorted – the board is power supplied from External power
source.
Default state is – position 5-6 – shorted.
B0_0/B0_1
When this jumper is in position B0_1 – BOOT0 is connected to 3.3V, and when the
jumper is in position B0_0 – BOOT0 is connected to GND.
Default state is B0_0.
B1_0/B1_1
When this jumper is in position B1_1 – BOOT1 is connected to 3.3V, and when the
jumper is in position B1_0 – BOOT1 is connected to GND.
Default state is B1_0.
VBUS
When is in position “H” - connects +5V_HOST_PWR to OTG_VBUS.
When is in position “O” - connects +5V_OTG_PWR to OTG_VBUS.
Default state is “O”.
USB_D+
When is in position “H” - connects USB_HOST_D+ to OTG_DP.
When is in position “O” - connects USB_OTG_D+ to OTG_DP.
Default state is “O”.
USB_D-
When is in position “H” - connects USD_HOST_D- to OTG_DM.
When is in position “O” - connects USB_OTG_D- to OTG_DM.
Default state is “O”.
PWDW_D
When is closed – disables Ethernet transceiver (STE101P) Power Down Mode.
STE101P is active.
Default state is closed.
3.3V_MCU_E
Enable microcontroller 3.3V power supply
Default state is closed.
Page 9
![](asset-a.png)
3.3V_E
Enable regulator VR2 (3.3V) - LM1117
Default state is closed.
3.3VA_E
Enables board 3.3V analog power supply.
Default state is closed.
3.3VA_MCU_E
Enables microcontroller 3.3V analog power supply.
Default state is closed.
GNDA_E
Enables board analog GND.
Default state is closed.
R-T
Connects RST to TRST
Default state is open.
INPUT/OUTPUT
Status LED1 (green) with name STAT1 connected to STM32F107 pin 63
(PC6/I2S2_MCK/TIM3_CH1).
Status LED2 (yellow) with name STAT2 connected to STM32F107 pin 64
(PC7/I2S3_MCK/TIM3_CH2).
Power-on LED (red) with name PWR – this led shows that +3.3V is applied to the
board.
User button with name WKUP connected to STM32F107 pin 23 (PA0/WKUP).
User button with name TAMPER connected to STM32F107 pin 7 (PC13/TAMPER-
RTC).
Reset button with name RESET connected to STM32F107 pin 14 (NRST).
Page 10
![](asset-b.png)
CONNECTOR DESCRIPTIONS
JTAG
The JTAG connector allows the software debugger to talk via a JTAG (Joint Test Action
Group) port directly to the core. Instructions may be inserted and executed by the core thus allowing
STM32F107 memory to be programmed with code and executed step by step by the host software.
For more details refer to IEEE Standard 1149.1 - 1990 Standard Test Access Port and Boundary
Scan Architecture and STM32F107 datasheets and users manual.
Pin # Signal Name Pin # Signal Name
1 3.3V 2 3.3V
3 TRST 4 GND
5 TDI 6 GND
7 TMS 8 GND
9 TCK 10 GND
11 PULL-DOWN 12 GND
13 TDO 14 GND
15 RST 16 GND
17 PULL-DOWN 18 GND
19 +5V_JTAG 20 GND
PWR_JACK
Pin # Signal Name
1 Power Input
2 GND
Page 11
![](asset-c.png)
USB_HOST
Pin # Signal Name
1 +5V_HOST_PWR
2 USB_HOST_D-
3 USB_HOST_D+
4 GND
USB_OTG
Pin # Signal Name
1 +5V_OTG_PWR
2 USB_OTG_D-
3 USB_OTG_D+
4 OTG_ID
5 GND
3V_BAT
Pin # Signal Name
1 VBAT
2 GND
RS232
Pin # Signal Name
1 NC
2 T1OUT
3 R1IN
4 NC
5 GND
6 NC
7 CTS
8 RTS
9 NC
Page 12
![](asset-d.png)
UEXT
Pin # Signal Name
1 3.3V
2 GND
3 USART2_TX
4 USART2_RX
5 I2C1_SCL
6 I2C1_SDA
7 SPI3_MISO
8 SPI3_MOSI
9 SPI3_SCK
10 CS_UEXT
LAN
Pin # Signal Name Chip Side Pin # Signal Name Chip Side
1 TX+ 5 Not Connected (NC)
2 TX- 6 VDD
3 VDD 7 RX+
4 Not Connected (NC) 8 RX-
LED Color Usage
Right Green Link status
Left Yellow Activity status
Page 13
![](asset-e.png)
SD/MMC
Pin # Signal Name
1 MCIDAT2
2 SPI1_NSS
3 SPI1_MOSI
4 3.3V
5 SPI1_SCK
6 GND
7 SPI1_MISO
8 MCIDAT1
9 Not connected
10 Not connected
11 Not connected
12 Not connected
Page 14
![](asset-f.png)
MECHANICAL DIMENSIONS
All measures are in inches.
Page 15
![](asset-11.png)
ORDER CODE
STM32-P107 – assembled and tested
How to order?
You can order to us directly or by any of our distributors.
Check our web www.olimex.com/dev for more info.
Revision history:
REV. Initial - create December 2009
REV.A - edited by TU December 2010
REV. B - Demo Software added and mechanical dimensions – more
detailed
Page 17
Disclaimer:
© 2009 Olimex Ltd. All rights reserved. Olimex®, logo and combinations thereof, are registered trademarks of
Olimex Ltd. Other terms and product names may be trademarks of others.
The information in this document is provided in connection with Olimex products. No license, express or implied
or otherwise, to any intellectual property right is granted by this document or in connection with the sale of
Olimex products.
Neither the whole nor any part of the information contained in or the product described in this document may be
adapted or reproduced in any material from except with the prior written permission of the copyright holder.
The product described in this document is subject to continuous development and improvements. All particulars
of the product and its use contained in this document are given by OLIMEX in good faith. However all warranties
implied or expressed including but not limited to implied warranties of merchantability or fitness for purpose are
excluded.
This document is intended only to assist the reader in the use of the product. OLIMEX Ltd. shall not be liable for
any loss or damage arising from the use of any information in this document or any error or omission in such
information or any incorrect use of the product.
Page 18