Realtek Semiconductor RTL8192EHMC 802.11 b/g/n RTL8192E half miniCard User Manual User s manual for FCC
Realtek Semiconductor Corp. 802.11 b/g/n RTL8192E half miniCard User s manual for FCC
Manual
RTL8192E 802.11 b/g/n RTL8192E half miniCard DATASHEET Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com.tw RTL8192E-GR Datasheet COPYRIGHT ©2007 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp. DISCLAIMER Realtek provides this document “as is”, without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors. TRADEMARKS Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners. USING THIS DOCUMENT This document is intended for the software engineer’s reference and provides detailed programming information. Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process. Wireless LAN Network Interface Controller ii Rev.0.6 RTL8192E-GR Datasheet Table of Contents 1. GENERAL DESCRIPTION......................................................................................................................................... 5 2. GENERAL FEATURES ............................................................................................................................................... 7 3. APPLICATION DIAGRAM......................................................................................................................................... 9 3.1. 3.2. DUAL BAND 11N APPLICATION ................................................................................................錯誤! 尚未定義書籤。 SINGLE BAND 11N APPLICATION................................................................................................................................. 9 4. PIN ASSIGNMENTS.................................................................................................................................................. 10 5. PIN DESCRIPTIONS................................................................................................................................................. 11 5.1. PCIE TRANSCEIVER INTERFACE .............................................................................................................................. 11 5.2. EEPROM INTERFACE ............................................................................................................................................ 11 5.3. POWER PINS........................................................................................................................................................... 11 5.4. LED INTERFACE .................................................................................................................................................... 12 5.5. SWITCHING REGULATOR ......................................................................................................................................... 12 5.6. ATTACHMENT UNIT INTERFACE ............................................................................................................................... 13 5.6.1. RF Chipset .................................................................................................................................................... 13 5.7. CLOCK AND OTHER PINS ........................................................................................................................................ 14 6. ELECTRICAL AND THERMAL CHARACTERISTICS......................................................................................... 15 6.1. 6.2. TEMPERATURE LIMIT RATINGS ................................................................................................................................ 15 DC CHARACTERISTICS ........................................................................................................................................... 15 7. MECHANICAL DIMENSIONS................................................................................................................................. 16 8. ORDERING INFORMATION ................................................................................................................................... 17 9. INSTALLATION ....................................................................................................................................................... 20 Wireless LAN Network Interface Controller iii Rev.0.6 RTL8192E-GR Datasheet List of Tables TABLE 1. TABLE 2. TABLE 3. TABLE 4. TABLE 5. TABLE 6. TABLE 7. PCIE TRANSCEIVER INTERFACE ............................................................................................................................. 11 EEPROM INTERFACE............................................................................................................................................ 11 POWER PINS .......................................................................................................................................................... 11 LED INTERFACE.................................................................................................................................................... 12 SWITCHING REGULATOR ........................................................................................................................................ 12 RTL8192E ATTACHMENT INTERFACE WITH RF CHIPSET ......................................................................................... 13 CLOCK AND OTHER PINS........................................................................................................................................ 14 List of Figures FIGURE 1. DUAL BAND 11N APPLICATION DIAGRAM ............................................................................錯誤! 尚未定義書籤。 FIGURE 2. SINGLE BAND 11N APPLICATION DIAGRAM ............................................................................................................. 9 FIGURE 3. PIN ASSIGNMENTS ................................................................................................................................................ 10 Wireless LAN Network Interface Controller iv Rev.0.6 RTL8192E-GR Datasheet 1. General Description The Realtek RTL8192E is a highly integrated MIMO wireless LAN (WLAN) solution for the wireless high throughput 802.11n draft specification. It combines a MAC and 1T2R capable baseband in a single chip. When coupled with Realtek’s RFIC’s (RTL8256 at 2.4Ghz), the RTL8192E provides complete solution for a high throughput performance wireless client. The RTL8192E baseband implements multiple input, multiple output (MIMO) orthogonal frequency division multiplexing (OFDM) with 1 transmit and 2 receive paths and is compatible with 802.11n Draft specification 2.0. Other features include two spatial streams transmission, short guard interval (GI) of 400ns, spatial spreading, and transmission over 20 MHz and 40 MHz bandwidth. Moreover, RTL8192E provides one spatial stream space-time block code (STBC) to extend the range of transmission. At the receiver, extended range and good minimum sensitivity is achieved by having receiver diversity up to 2 antennas. As the recipient, the RTL8192E also supports explicit sounding packet feedback that helps senders with beamforming capability. With 2 independent RF IC, RTL8192E can perform fast roaming without link interruption. For legacy compatibility, direct sequence spread spectrum (DSSS), complementary code keying (CCK) and OFDM baseband processing are included to support all IEEE 802.11b, 802.11g and 802.11n data rates. Differential phase shift keying modulation schemes, DBPSK and DQPSK with data scrambling capability, are available along with complementary code keying to provide the data rates of 1, 2, 5.5 and 11Mbps with long or short preamble. The high speed FFT/IFFT paths, combined with BPSK, QPSK, 16QAM, and 64QAM modulation of the individual subcarriers and rate compatible punctured convolutional coding with coding rate of 1/2, 2/3, 3/4, and 5/6, provides the maximum data rate of 54 Mbps and 300 Mbps for IEEE 802.11b/g and 802.11n MIMO OFDM respectively. The RTL8192E builds in an enhanced signal detector, an adaptive frequency domain equalizer, and a soft-decision Viterbi decoder to alleviate the severe multi-path effects and mutual interference in the reception of multiple streams. For better detection quality, receive diversity with maximal-ratio-combine (MRC) applying up to 2 receive paths are implemented. Robust interference detection and suppression are provided to protect against bluetooth, cordless phone, and microwave oven. Radar detection is supported to further protect RTL8192E from interference. Receive vector diversity for multi-stream application is implemented for efficient utilization of MIMO channel. Efficient IQ-imbalance, DC offset, phase noise, frequency offset and timing offset compensations are provided for the radio frequency front-end impairments. Selectable digital transmit and receiver FIR filters are provided to meet the requirement of transmit spectrum mask and to reject the adjacent channel interference, respectively. The RTL8192E supports fast receiver automatic gain control (AGC) with synchronous and asynchronous control loops among antennas, antenna diversity functions, and adaptive transmit power control function to obtain the better performance in the analog portions of the transceiver. Wireless LAN Network Interface Controller Rev.0.6 RTL8192E-GR Datasheet The RTL8192E MAC supports 802.11e for multimedia applications, 802.11i for security, and 802.11n for enhanced MAC protocol efficiency. Using packet aggregation techniques such as A-MPDU with BA and A-MSDU, protocol efficiency is significantly improved. Power saving mechanisms such as U-APSD, APSD, and MIMO power saving reduces the power wasted during idle time, and compensates for the extra power required to transmit MIMO OFDM. The RTL8192E provides simple legacy and 20Mhz/40Mhz co-existence mechanisms to ensure backward and network compatibility. Wireless LAN Network Interface Controller Rev.0.6 RTL8192E-GR Datasheet 2. General Features General 14 x 14mm2 128-pin LQFP.. CMOS MAC and Baseband MIMO PHY Single Chip for IEEE 802.11b/g/n compatible WLAN Complete 802.11n MIMO solution coupled with RTL8256 for 2.4G solution. 1x2 MIMO technology for extended reception robustness and exceptional throughput Maximum PHY data rate up to 150Mbps using 20Mhz bandwidth, 300Mbps using 40Mhz bandwidth Compatible with 802.11n draft 2.0 specification. Backward compatible with 802.11b/g devices while operating at 802.11n data rates 200Mbps UDP throughput at 40Mhz mode. Host Interface Complies with PCI Express™ Base Specification Revision 1.1 Standards supported 802.11e QoS Enhancement (WMM, WMM-SA Client mode) 802.11h TPC, DFS, Spectrum Measurement 802.11k Radio Resource Measurement 802.11i (WPA, WPA2). Open, shared key, and pair-wise key authentication services. CCX MAC Features Frame aggregation increase MAC efficiency (A-MSDU, A-MPDU) Low latency Immediate High-Throughput Block Acknowledgement (HT-BA) Long NAV for media reservation with CF-End for NAV release PHY-level spoofing to enhance legacy compatibility MIMO power saving mechanism Channel management and co-existence Multiple BSSID feature allowing RTL8192E to assume multiple MAC identity when used as wireless bridge Supports Wake-On-WLAN via Magic Packet and wake-up frame TXOP SIFS bursting guarantees multimedia bandwidth. Wireless LAN Network Interface Controller Rev.0.6 RTL8192E-GR Datasheet Peripheral Interface General Purpose Input/Output (8 pins) 4-wire EEPROM control interface (93C46 and 93C56) 4-wire RF control interface (RTL8256) Configurable LED pins (2). PHY Features IEEE 802.11n draft 2.0 MIMO OFDM 1 transmit and 2 receive paths (1T2R). 20MHz and 40MHz bandwidth transmission. Short Guard Interval (400ns). 1 spatial stream STBC transmission for extended coverage. Sounding packet. DSSS with DBPSK and DQPSK, CCK modulations with long and short preamble. OFDM with BPSK, QPSK, 16QAM, 64QAM, and 256QAM modulations. Convolutional coding rate: 1/2, 2/3, 3/4, and 5/6. Maximum data rate 54Mbps in 802.11g and 300Mbps in 802.11n. OFDM receive diversity with MRC using up to 4 receive paths. Switch diversity used for DSSS/CCK. Hardware antenna diversity. Selectable digital transmit and receiver FIR filters Programmable scaling in transmitter and receiver to trade quantization noise against increasing probability of clipping. Fast receiver automatic gain control (AGC). On-chip ADC and DAC. Wireless LAN Network Interface Controller Rev.0.6 RTL8192E-GR Datasheet 3. Application Diagram 3.1. Single band 11n application External LEDs EEPROM Control RTL8192E Ext Interface RX I/Q ADC Antenna RTL8256 T/Rx Matching Circuit Antenna Rx Matching Circuit 2.4G Transceiver A 40 MHz Clock 2.4G Transceiver B MAC Configuration Control and Memory TX I/Q DAC Baseband (PHY) 40M Crystal Figure 1. Single Band 11n Application Diagram Wireless LAN Network Interface Controller Rev.0.6 PCI Express Host Interface RTL8192E-GR Datasheet 4. Pin Assignments 81 REG-OUT2 82 HV2 83 HV2 84 DGND33 85 DVDD33 86 GPIO[4] 87 GPIO[5] 88 GPIO[6] 89 GPIO[7] 90 DVDD33 91 DGND33 92 A-RFENVPIN 93 ARFRWPIN 94 A-RFSCKPIN 95 DVDD12 96 DCND12 80 HG2 79 ENSWREG1-H 78 GPIO[3] 77 DVDD12 76 DGND12 75 GPIO[2] 74 GPIO[1] 73 GPIO[0] 72 LED[1] 71 LED[0] 70 DVDD33 69 DGND33 68 RSET 67 HV1 66 HV1 65 REG-OUT1 97 A-RFSDPIN 98 B-RFSDPIN 99 A-RFLEPIN 100 B-RFLEPIN 101 DVDD33 102 DGND33 103 DVDD12 104 DGND12 105 VDDREG 106 VDDPLL 107 REFCKP 108 REFCKN 109 CNDPLL 110 VDD15 111 GND15 112 DA60 113 TSSI5G-2 114 TSSI2G-2 115 TSSI-2 116 RIN-2 117 RIP-2 118 VDDA 119 RQP-2 120 RQN-2 121 GNDA 122 TIN-2 123 TIP-2 124 TQP-2 125 TQN-2 126 TQN-3 127 TQP-3 128 VDDBG 64 HG1 63 DGND33 62 PERSTBPIN 61 DVDD12 60 DGND12 59 ISOLATEBPIN 58 EXPWRONPIN 57 DVDD33 56 DGND33 55 HSIP 54 HSIN 53 REFCLK-P 52 REFCLK-M 51 EVDD12 50 HSOP 49 HSON 48 EGND 47 RREF 46 DV12 45 AGND 44 AV33 43 AGND 42 PCIESELPIN 41 EXRSTBPIN 40 EECSPIN 39 EESKPIN 38 EEDIPIN 37 EEDOPIN 36 CLKREQBPIN 35 LANWAKBPIN 34 DGND33 33 DVDD33 RTL8192E LLLLLLL TXXXV TAIWAN 129 GND 1 R15K 2 GNDBG 3 GNDA 4 TIP-3 5 TIN-3 6 VDDA 7 RQN-3 8 RQP-3 9 VDDA 10 RIP-3 11 RIN-3 12 TSSI2G-3 13 TSSI5G-3 14 RSSI-3 15 GNDA 16 VDDPLL Figure 2. Pin Assignments Wireless LAN Network Interface Controller Rev.0.6 10 32 B-TRSWPIN 31 B-TRSWBPIN 30 B-PAPE-5GPIN 29 B-PAPE-2GPIN 28 DVDD12 27 DGND12 26 A-TRSWPIN 25 A-TRSWBPIN 24 A-PAPE-5GPIN 23 A-PAPE-2GPIN 22 DVDD33 21 DGND33 20 XO 19 XI 18 VDD33 17 GNDPLL RTL8192E-GR Datasheet 5. Pin Descriptions In order to reduce pin count, and therefore size and cost, some pins have multiple functions. In such cases, the functions are separated with a ‘/’ symbol. Refer to the Pin Assignments diagram on page 10 for a graphical representation. The following signal type codes are used in the tables: I: Input. O: Output T/S: Tri-State bi-directional input/output pin. S/T/S: Sustained Tri-State. O/D: Open Drain. P: Power pin. 5.1. PCIE Transceiver Interface Table 1. PCIE Transceiver Interface Symbol HSIN/HSIP HSON/HSOP REFCLK_N/ REFCLK_P CLKREQB LANWAKEB PERSTB Type Pin No 54/55 49/50 52/53 36 35 62 Description Receiver differential pair Transmitter differential pair Reference clock differential pair Signal for Reference clock Enable Signal for Link reactivation Fundamental reset 5.2. EEPROM Interface Table 2. EEPROM Interface Symbol EESK EEDI EEDO EECS Type I/O Pin No 39 38 37 40 Description EESK in 93C46 (93C56) programming or auto-load mode. EEDI in 93C46 (93C56) programming or auto-load mode. EEDO in 93C46 (93C56) programming or auto-load mode. EEPROM Chip Select. 93C46 (93C56) chip select. 5.3. Power Pins Table 3. Power Pins Symbol DVDD33 DVDD12 Type Pin No Description 22, 33,57,70,85,90,101 +3.3V (Digital). 28,61,77,95,103 +1.2V (Digital) Wireless LAN Network Interface Controller Rev.0.6 11 RTL8192E-GR Datasheet Symbol VDDBG VDD33 VDDREG VDDA Type VDD15 DGND33 DGND12 VDDPLL GNDA AGND EGND GNDPLL GNDBG AV33 DV12 GND15 EVDD12 RREF Pin No 128 18 105 6,9,118 Description +3.3V (Analog). For Bandgap and Bias +3.3V (Analog). For XTAL +2.2V (Analog). For Voltage input of Built-In Regulator in AFE +1.5V (Analog). For Analog Power of AD/DA,T/RSSI of Left Corner AFE 110 +1.5V (Analog). For Digital power of DAC and level shifter of Left Corner AFE 21,34,56,63,69,84,91, Ground (Digital 3.3). 102 27,60,76,96,104 Ground (Digital 1.2). 16,106 +1.5V (Analog). For Analog Power of PLL. 3,15,121 Ground (Analog). 43,45, Ground (Analog). 48 Ground. 17,109 Ground. Ground. 44 +3.3V (Analog). 46 +1.2V (Analog). 111 Ground. 51 Ground. 47 For Bandgap and Bias 5.4. LED Interface Table 4. LED Interface Symbol LED0, 1 Type Pin No 71,72 Description LED Pins (Active low). 5.5. Switching Regulator Table 5. Switching Regulator Symbol HV1 HG1 REG_OUT1 REG_OUT2 HV2 HG2 ENSWREG_H RSET Type Pin No 66,67 64 65 81 82,83 80 79 68 Description Input DVDD33 DGND Regulator output 1.2V Regulator output 2.2V Input DVDD33 DGND Built-In Switch Regulator Enable External pull down reference resister 96K ohm for switch regulator Wireless LAN Network Interface Controller Rev.0.6 12 RTL8192E-GR Datasheet 5.6. Attachment Unit Interface 5.6.1. RF Chipset RF chipset’s register access is controlled by 4-wire serial interface consisting: Serial Clock Output (SCK), Serial Data Input/Output (SD), Serial Latch Enable (LE), and Serial Read/Write Select (RW). RF chipset contains two RF modules, thus uses two sets of 4-wire control interface, where the SCK and RW are shared. RTL8192E is capable of operating with 2 RF modules. The 4-wire control interface are labeled from A to B. Table 6. RTL8192E Attachment Interface with RF Chipset RF_B_CT RL RF_A_CT RL Symbol Type Pin No Description REFCKP, REFCKN O 107,108 Differential clock output to RF chip. A_PAPE_5GPIN 24 5GHz Transmit Power Amplifier Power Enable. A_PAPE_2GPIN 23 2.4GHz Transmit Power Amplifier Power Enable. A_TRSWPIN 26 Transmit/Receive path select. A_TRSWBPIN 25 A_RFSCK 94 .Serial Clock Output. A_RFSD I/O 97 Serial Data Input/Output. A_RFLE 99 Serial Latch Enable A_RFRW 93 Read/Write Select. B_PAPE_5G 30 5GHz Transmit Power Amplifier Power Enable. B_PAPE_2G 29 2.4GHz Transmit Power Amplifier Power Enable. B_TRSW 32 Transmit/Receive path select. The TRSW select signal controls the direction of the Transmit/Receive switch. B_TRSWB 31 B_RFSD I/O 98 Serial Data Input/Output. B_RFLE TSSI5G_2 TSSI5G_3 TSSI2G_2 TSSI2G_3 RSSI_2 RSSI_3 TIP_2 TIN_2 TIP_3 TIN_3 TQP_2 TQN_2 TQP_3 TQN_3 RIP_2 RIN_2 RIP_3 100 Serial Latch Enable 113 13 114 12 115 14 123 122 124 125 127 126 117 116 10 Input to the Transmit Power A/D Converter for 5GHz Transmit AGC Control. Input to the Transmit Power A/D Converter for 2.4GHz Transmit AGC Control. Analog Input to the Receive Power A/D Converter for Receive AGC Control. Baseband In-phase Output Data - differential positive signal for Path2 Baseband In-phase Output Data - differential negative signal for Path2 Baseband In-phase Output Data - differential positive signal for Path3 Baseband In-phase Output Data - differential negative signal for Path3 Baseband Quadrature Output Data - differential positive signal for Path2 Baseband Quadrature Output Data - differential negative signal for Path2 Baseband Quadrature Output Data - differential positive signal for Path3 Baseband Quadrature Output Data - differential negative signal for Path3 Analog input for In -phase received data – differential positive signal for Path2 Analog input for In -phase received data – differential negative signal for Path2 Analog input for In -phase received data – differential positive signal for Path3 Wireless LAN Network Interface Controller Rev.0.6 13 RTL8192E-GR Datasheet Symbol RIN_3 RQP_2 RQN_2 RQP_3 RQN_3 A_RFENV Type Pin No 11 119 120 92 Description Analog input for In -phase received data – differential negative signal for Path3 Analog input for Quadrature received data – differential positive signal for Path2 Analog input for Quadrature received data – differential negative signal for Path2 Analog input for Quadrature received data – differential positive signal for Path3 Analog input for Quadrature received data – differential negative signal for Path3 RF Chip Enable of RF A&B 5.7. Clock and Other Pins Table 7. Clock and Other Pins Symbol XI XO DA6O R12K EXRSTB EXPWRON PCIESEL GPIO0 Type I/O Pin No 19 20 112 41 58 42 73 GPIO1 GPIO2/AuxPwr I/O I/O 74 75 GPIO3/Sel9356 I/O 78 GPIO4 GPIO5 GPIO6 GPIO7 I/O I/O I/O I/O 86 87 88 89 Description 40MHz OSC Input. 40Mhz Crystal input. 40Mhz Crystal input. 6 bit analog signal for PHY debug External pull down reference resister 12K ohm for BandGap Debug purpose manual reset pin. Not connected on board. Debug purpose. Pull high to clear reset state. Weakly pull high at power on. There are 8 General Purpose Input/Output pins. Some are used for power-on latch purposes. Weakly pull high at power on to indicate the presence of the auxiliary power on the mainboard Weakly pull high at power on to indicate the choice of EEPROM is 93C56. If left not connected, RTL8192E assumes the EEPROM in use is 93C46. Wireless LAN Network Interface Controller Rev.0.6 14 RTL8192E-GR Datasheet 6. Electrical and Thermal Characteristics 6.1. Temperature Limit Ratings Table 8. Temperature Limit Ratings Parameter Storage Temperature Ambient Operating Temperature Junction Temperature Minimum -55 Maximum +125 70 125 Units °C °C °C 6.2. DC Characteristics Below is a description of the general DC specifications for the RTL8192E. Table 9. DC Characteristics Symbol DVDD33 DVDD12 Parameter 3.3V I/O Supply Voltage 1.2V Core Supply Voltage Wireless LAN Network Interface Controller Rev.0.6 Conditions 15 Minimum 2.97 1.08 Typical 3.3 1.2 Maximum 3.63 1.32 Units RTL8192E-GR Datasheet 7. Mechanical Dimensions Figure 4. RTL8192E Mechanical Specification Wireless LAN Network Interface Controller Rev.0.6 16 RTL8192E-GR Datasheet 8. Ordering Information Table 8. Ordering Information Part Number RTL8192E-GR Package LQFP-128, Green package Status MP Functional Specifications POWER SUPPLY DC 3.2~3.5V from host equipment MODULATION TYPE CCK, DQPSK, DBPSK for DSSS 64QAM, 16QAM, QPSK, BPSK for OFDM MODULATION TECHNOLOGY DSSS, OFDM 802.11b: 11 / 5.5 / 2 / 1Mbps 802.11g: 54 / 48 / 36 / 24 / 18 / 12 / 9 / 6Mbps Draft 802.11n (20MHz, 800ns GI): 130 / 117 / 104 / 78 / 65 / 58.5 / 52 / 39 / 26 / 19.5 / 13 / 6.5Mbps TRANSFER RATE Draft 802.11n (40MHz, 800ns GI): 270 / 243 / 216 / 162 /135 / 121.5 / 108 / 81 / 54 / 40.5 / 27 / 13.5Mbps Draft 802.11n (20MHz, 400ns GI): 144.444 / 130 / 115.556 / 86.667 / 72.2 / 65 / 57.8 / 57.778 / 43.333 / 43.3 / 28.9 / 28.889 / 21.7 / 14.444 / 14.4 / 7.2Mbps Draft 802.11n (40MHz, 400ns GI): 300 / 270 / 240 / 180 / 150 / 135 / 120 / 90 / 60 / 45 / 30 / 15Mbps FREQUENCY RANGE 2400MHz ~ 2483.5MHz NUMBER OF CHANNEL 11 for 802.11b, 802.11g, draft 802.11n (20MHz) 7 for draft 802.11n (40MHz) Federal Communication Commission Interference Statement This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures: Reorient or relocate the receiving antenna. Increase the separation between the equipment and receiver. Connect the equipment into an outlet on a circuit different from that to which the receiver is connected. Consult the dealer or an experienced radio/TV technician for help. Wireless LAN Network Interface Controller Rev.0.6 17 RTL8192E-GR Datasheet This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation. FCC Caution: Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. IMPORTANT NOTE: FCC Radiation Exposure Statement: This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter. IEEE 802.11b or 802.11g operation of this product in the U.S.A. is firmware-limited to channels 1 through 11. This device is intended only for OEM integrators under the following conditions: 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and 2) The transmitter module may not be co-located with any other transmitter or antenna, 3) For all products market in US, OEM has to limit the operation channels in CH1 to CH11 for 2.4G band by supplied firmware programming tool. OEM shall not supply any tool or info to the end-user regarding to Regulatory Domain change. As long as 3 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.). IMPORTANT NOTE: In the event that these conditions can not be met (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID can not be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization. End Product Labeling : This transmitter module is authorized only for use in device where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following: “Contains FCC ID: TX2-RTL8192EHMC”. Manual Information To the End User : The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user’s manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual. Industry Canada Statement This device complies with RSS-210 of the Industry Canada Rules. Operation is subject to the following two conditions: 1) this device may not cause interference and 2) this device must accept any interference, including interference that may cause undesired operation of the device This device has been designed to operate with an antenna having a maximum gain of 3.95 dBi. Antenna having a higher gain is strictly prohibited per regulations of Industry Canada. The required antenna impedance is 50 ohms. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the EIRP is not more than required for successful communication. Wireless LAN Network Interface Controller Rev.0.6 18 RTL8192E-GR Datasheet IMPORTANT NOTE: IC Radiation Exposure Statement: This equipment complies with IC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body. Taiwan 警語 : 經型式認證合格之低功率射頻電機,非經許可,公司、商號或使用者均不得擅自變更頻率、 加大功率或變更原設計之特性及功能。 低功率射頻電機之使用不得影響飛航安全及干擾合法通信;經發現有干擾現象時,應立即停用, 並改善至無干擾時方得繼續使用。前項合法通信,指依電信法規定作業之無線電通信。 低功率射頻電機須忍受合法通信或工業、科學及醫療用電波輻射性電機設備之干擾。 本模組於取得認證後將依規定於模組本體標示審合格籤,並要求平台上標示「本產品內含射頻模組:ID編號」 Realtek Semiconductor Corp. Headquarters No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu, 300, Taiwan, R.O.C. Tel: 886-3-5780211 Fax: 886-3-5776047 www.realtek.com.tw Wireless LAN Network Interface Controller Rev.0.6 19
Source Exif Data:
File Type : PDF File Type Extension : pdf MIME Type : application/pdf PDF Version : 1.6 Linearized : No Encryption : Standard V2.3 (128-bit) User Access : Print, Copy, Extract, Print high-res XMP Toolkit : 3.1-701 Create Date : 2008:11:03 17:21:16+08:00 Creator Tool : pdfFactory Pro www.ahasoft.com.tw/FinePrint Modify Date : 2008:11:03 18:01:52+08:00 Metadata Date : 2008:11:03 18:01:52+08:00 Format : application/pdf Creator : CLEO Title : User's manual for FCC.doc Producer : pdfFactory Pro 3.10 (Windows XP Professional Chinese) Document ID : uuid:904950bc-1e9d-4a20-9098-1f4d66a83e4b Instance ID : uuid:4380dcfd-a12e-488b-b9f8-b84c127dcd9a Page Count : 19 Author : CLEOEXIF Metadata provided by EXIF.tools