THALES DIS AlS Deutschland ELS61-USA LTE/WCDMA Module ELS61-USA User Manual els61 usa hid

Gemalto M2M GmbH LTE/WCDMA Module ELS61-USA els61 usa hid

user manual_els61-usa_hd_v01040a

Download: THALES DIS AlS Deutschland ELS61-USA LTE/WCDMA Module ELS61-USA User Manual els61 usa hid
Mirror Download [FCC.gov]THALES DIS AlS Deutschland ELS61-USA LTE/WCDMA Module ELS61-USA User Manual els61 usa hid
Document ID3601224
Application IDufhg3FJ1CTnDPn06WB5NrA==
Document Descriptionuser manual_els61-usa_hd_v01040a
Short Term ConfidentialNo
Permanent ConfidentialNo
SupercedeNo
Document TypeUser Manual
Display FormatAdobe Acrobat PDF - pdf
Filesize134.85kB (1685583 bits)
Date Submitted2017-10-11 00:00:00
Date Available2018-04-10 00:00:00
Creation Date2017-08-31 13:54:36
Producing SoftwareAcrobat Elements 15.0 (Windows)
Document Lastmod2017-08-31 14:11:11
Document Titleels61-usa_hid.book
Document CreatorFrameMaker 2015.1
Document Author: 10053361

Cinterion® ELS61-USA
Hardware Interface Description
Version:
DocId:
01.040a
els61-usa_hid_v01.040a
 M2M.GEMALTO.COM
Cinterion® ELS61-USA Hardware Interface Description
Page 2 of 113
Document Name:
Cinterion® ELS61-USA Hardware Interface Description
Version:
01.040a
Date:
2017-08-31
DocId:
els61-usa_hid_v01.040a
Status
Confidential / Preliminary
GENERAL NOTE
THE USE OF THE PRODUCT INCLUDING THE SOFTWARE AND DOCUMENTATION (THE "PRODUCT") IS SUBJECT TO THE RELEASE NOTE PROVIDED TOGETHER WITH PRODUCT. IN ANY
EVENT THE PROVISIONS OF THE RELEASE NOTE SHALL PREVAIL. THIS DOCUMENT CONTAINS
INFORMATION ON GEMALTO M2M PRODUCTS. THE SPECIFICATIONS IN THIS DOCUMENT ARE
SUBJECT TO CHANGE AT GEMALTO M2M'S DISCRETION. GEMALTO M2M GMBH GRANTS A NONEXCLUSIVE RIGHT TO USE THE PRODUCT. THE RECIPIENT SHALL NOT TRANSFER, COPY,
MODIFY, TRANSLATE, REVERSE ENGINEER, CREATE DERIVATIVE WORKS; DISASSEMBLE OR
DECOMPILE THE PRODUCT OR OTHERWISE USE THE PRODUCT EXCEPT AS SPECIFICALLY
AUTHORIZED. THE PRODUCT AND THIS DOCUMENT ARE PROVIDED ON AN "AS IS" BASIS ONLY
AND MAY CONTAIN DEFICIENCIES OR INADEQUACIES. TO THE MAXIMUM EXTENT PERMITTED
BY APPLICABLE LAW, GEMALTO M2M GMBH DISCLAIMS ALL WARRANTIES AND LIABILITIES.
THE RECIPIENT UNDERTAKES FOR AN UNLIMITED PERIOD OF TIME TO OBSERVE SECRECY
REGARDING ANY INFORMATION AND DATA PROVIDED TO HIM IN THE CONTEXT OF THE DELIVERY OF THE PRODUCT. THIS GENERAL NOTE SHALL BE GOVERNED AND CONSTRUED
ACCORDING TO GERMAN LAW.
Copyright
Transmittal, reproduction, dissemination and/or editing of this document as well as utilization of its contents and communication thereof to others without express authorization are prohibited. Offenders will be
held liable for payment of damages. All rights created by patent grant or registration of a utility model or
design patent are reserved.
Copyright © 2017, Gemalto M2M GmbH, a Gemalto Company
Trademark Notice
Gemalto, the Gemalto logo, are trademarks and service marks of Gemalto and are registered in certain
countries. Microsoft and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. All other registered trademarks or trademarks mentioned
in this document are property of their respective owners.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 3 of 113
Contents
113
Contents
Introduction ................................................................................................................. 9
1.1
Key Features at a Glance .................................................................................. 9
1.2
ELS61-USA System Overview......................................................................... 12
1.3
Circuit Concept ................................................................................................ 13
Interface Characteristics .......................................................................................... 15
2.1
Application Interface ........................................................................................ 15
2.1.1 Pad Assignment.................................................................................. 15
2.1.2 Signal Properties................................................................................. 17
2.1.2.1 Absolute Maximum Ratings ................................................ 23
2.1.3 USB Interface...................................................................................... 24
2.1.3.1 Reducing Power Consumption............................................ 25
2.1.4 Serial Interface ASC0 ......................................................................... 26
2.1.5 Serial Interface ASC1 ......................................................................... 28
2.1.6 UICC/SIM/USIM Interface................................................................... 30
2.1.6.1 Enhanced ESD Protection for SIM Interface ....................... 32
2.1.7 Digital Audio Interface (DAI) ............................................................... 33
2.1.7.1 Pulse Code Modulation Interface (PCM)............................. 33
2.1.7.2 Inter IC Sound Interface ...................................................... 35
2.1.7.3 Solutions for the Digital Audio Interface .............................. 36
2.1.7.4 Electrical Characteristics of the Voiceband Part ................. 37
2.1.8 RTC Backup........................................................................................ 39
2.1.9 GPIO Interface .................................................................................... 40
2.1.10 I2C Interface ........................................................................................ 42
2.1.11 SPI Interface ....................................................................................... 44
2.1.12 PWM Interfaces .................................................................................. 45
2.1.13 Pulse Counter ..................................................................................... 45
2.1.14 Control Signals.................................................................................... 45
2.1.14.1 Status LED .......................................................................... 45
2.1.14.2 Power Indication Circuit ...................................................... 46
2.1.14.3 Host Wakeup....................................................................... 46
2.1.14.4 Fast Shutdown .................................................................... 47
2.2
RF Antenna Interface....................................................................................... 48
2.2.1 Antenna Interface Specifications ........................................................ 48
2.2.2 Antenna Installation ............................................................................ 50
2.2.3 RF Line Routing Design...................................................................... 51
2.2.3.1 Line Arrangement Examples ............................................... 51
2.2.3.2 Routing Example................................................................. 56
2.3
Sample Application .......................................................................................... 57
2.3.1 Sample Level Conversion Circuit........................................................ 59
Operating Characteristics ........................................................................................ 60
3.1
Operating Modes ............................................................................................. 60
3.2
Power Up/Power Down Scenarios ................................................................... 61

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 4 of 113
Contents
113
3.2.1
3.3
3.4
3.5
3.6
3.7
3.8

Turn on ELS61-USA ........................................................................... 61
3.2.1.1 Connecting ELS61-USA BATT+ Lines ................................ 61
3.2.1.2 Switch on ELS61-USA Using ON Signal ............................. 63
3.2.1.3 Automatic Power On ........................................................... 64
3.2.2 Restart ELS61-USA ............................................................................ 65
3.2.2.1 Restart ELS61-USA via AT+CFUN Command .................... 65
3.2.2.2 Restart ELS61-USA Using EMERG_RST ........................... 66
3.2.3 Signal States after Startup .................................................................. 67
3.2.4 Turn off ELS61-USA ........................................................................... 68
3.2.4.1 Switch off ELS61-USA Using AT Command........................ 68
3.2.5 Automatic Shutdown ........................................................................... 70
3.2.5.1 Thermal Shutdown .............................................................. 70
3.2.5.2 Undervoltage Shutdown...................................................... 71
3.2.5.3 Overvoltage Shutdown........................................................ 71
Power Saving................................................................................................... 72
3.3.1 Power Saving while Attached to WCDMA Networks .......................... 72
3.3.2 Power Saving while Attached to LTE Networks .................................. 73
3.3.3 Wake-up via RTS0.............................................................................. 74
Power Supply................................................................................................... 75
3.4.1 Power Supply Ratings......................................................................... 75
3.4.2 Measuring the Supply Voltage (VBATT+) ........................................... 78
3.4.3 Monitoring Power Supply by AT Command ........................................ 78
Operating Temperatures.................................................................................. 79
Electrostatic Discharge .................................................................................... 80
3.6.1 ESD Protection for Antenna Interfaces ............................................... 80
Blocking against RF on Interface Lines ........................................................... 81
Reliability Characteristics ................................................................................. 83
Mechanical Dimensions, Mounting and Packaging............................................... 84
4.1
Mechanical Dimensions of ELS61-USA........................................................... 84
4.2
Mounting ELS61-USA onto the Application Platform ....................................... 86
4.2.1 SMT PCB Assembly ........................................................................... 86
4.2.1.1 Land Pattern and Stencil..................................................... 86
4.2.1.2 Board Level Characterization.............................................. 88
4.2.2 Moisture Sensitivity Level ................................................................... 88
4.2.3 Soldering Conditions and Temperature .............................................. 89
4.2.3.1 Reflow Profile ...................................................................... 89
4.2.3.2 Maximum Temperature and Duration .................................. 90
4.2.4 Durability and Mechanical Handling.................................................... 91
4.2.4.1 Storage Conditions.............................................................. 91
4.2.4.2 Processing Life.................................................................... 92
4.2.4.3 Baking ................................................................................. 92
4.2.4.4 Electrostatic Discharge ....................................................... 92
els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 5 of 113
Contents
113
4.3
Packaging ........................................................................................................ 93
4.3.1 Tape and Reel .................................................................................... 93
4.3.1.1 Orientation........................................................................... 93
4.3.1.2 Barcode Label ..................................................................... 94
4.3.2 Shipping Materials .............................................................................. 95
4.3.2.1 Moisture Barrier Bag ........................................................... 95
4.3.2.2 Transportation Box .............................................................. 97
4.3.3 Trays ................................................................................................... 98
Regulatory and Type Approval Information ........................................................... 99
5.1
Directives and Standards................................................................................. 99
5.2
SAR requirements specific to portable mobiles ............................................. 102
5.3
Reference Equipment for Type Approval ....................................................... 103
5.4
Compliance with FCC and IC Rules and Regulations ................................... 104
Document Information............................................................................................ 106
6.1
Revision History ............................................................................................. 106
6.2
Related Documents ....................................................................................... 106
6.3
Terms and Abbreviations ............................................................................... 106
6.4
Safety Precaution Notes ................................................................................ 110
Appendix.................................................................................................................. 111
7.1
List of Parts and Accessories......................................................................... 111

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 6 of 113
Tables
118
Tables
Table 1:
Table 2:
Table 3:
Table 4:
Table 5:
Table 6:
Table 7:
Table 8:
Table 9:
Table 10:
Table 11:
Table 12:
Table 13:
Table 14:
Table 15:
Table 16:
Table 17:
Table 18:
Table 19:
Table 20:
Table 21:
Table 22:
Table 23:
Table 24:
Table 25:
Table 26:
Table 27:
Table 28:
Table 29:
Table 30:

Pad assignments............................................................................................ 16
Signal properties ............................................................................................ 17
Absolute maximum ratings............................................................................. 23
Signals of the SIM interface (SMT application interface) ............................... 30
Overview of DAI/PCM lines............................................................................ 33
Overview of DAI/I2S lines ............................................................................... 35
Audio parameters adjustable by AT command .............................................. 37
GPIO lines and possible alternative assignment............................................ 40
Host wakeup lines .......................................................................................... 46
Return loss in the active band........................................................................ 48
RF Antenna interface UMTS/LTE (at operating temperature range) ............. 48
Overview of operating modes ........................................................................ 60
Signal states................................................................................................... 67
Temperature dependent behavior.................................................................. 70
Voltage supply ratings.................................................................................... 75
Current consumption ratings .......................................................................... 76
Board temperature ......................................................................................... 79
Electrostatic values ........................................................................................ 80
EMI measures on the application interface .................................................... 82
Summary of reliability test conditions............................................................. 83
Reflow temperature ratings ............................................................................ 90
Storage conditions ......................................................................................... 91
Directives ....................................................................................................... 99
Standards of North American type approval .................................................. 99
Standards of European type approval............................................................ 99
Requirements of quality ............................................................................... 100
Standards of the Ministry of Information Industry of the
People’s Republic of China .......................................................................... 100
Toxic or hazardous substances or elements with defined
concentration limits ...................................................................................... 101
List of parts and accessories........................................................................ 111
Molex sales contacts (subject to change) .................................................... 112
els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 7 of 113
Figures
118
Figures
Figure 1:
Figure 2:
Figure 3:
Figure 4:
Figure 5:
Figure 6:
Figure 7:
Figure 8:
Figure 9:
Figure 10:
Figure 11:
Figure 12:
Figure 13:
Figure 14:
Figure 15:
Figure 16:
Figure 17:
Figure 18:
Figure 19:
Figure 20:
Figure 21:
Figure 22:
Figure 23:
Figure 24:
Figure 25:
Figure 26:
Figure 27:
Figure 28:
Figure 29:
Figure 30:
Figure 31:
Figure 32:
Figure 33:
Figure 34:
Figure 35:
Figure 36:
Figure 37:
Figure 38:
Figure 39:
Figure 40:
Figure 41:
Figure 42:
Figure 43:
Figure 44:
Figure 45:
Figure 46:
Figure 47:
Figure 48:
Figure 49:
Figure 50:

ELS61-USA system overview ........................................................................
ELS61-USA block diagram ............................................................................
ELS61-USA RF section block diagram ..........................................................
Numbering plan for connecting pads (bottom view).......................................
USB circuit .....................................................................................................
Serial interface ASC0.....................................................................................
ASC0 startup behavior ...................................................................................
Serial interface ASC1.....................................................................................
ASC1 startup behavior ...................................................................................
External UICC/SIM/USIM card holder circuit .................................................
SIM interface - enhanced ESD protection......................................................
Long frame PCM timing, 256kHz ...................................................................
DAI startup timing...........................................................................................
I2S timing, 8kHz sample rate..........................................................................
Block circuit for DAI to analog converter ........................................................
Sample circuit for analog to DAI box..............................................................
Audio programming model .............................................................................
RTC supply variants.......................................................................................
GPIO startup behavior ...................................................................................
I2C interface connected to V180 ....................................................................
I2C startup behavior .......................................................................................
Characteristics of SPI modes.........................................................................
Status signaling with LED driver ....................................................................
Power indication circuit ..................................................................................
Fast shutdown timing .....................................................................................
Antenna pads (bottom view) ..........................................................................
Embedded Stripline with 65µm prepreg (1080) and 710µm core ..................
Micro-Stripline on 1.0mm standard FR4 2-layer PCB - example 1 ................
Micro-Stripline on 1.0mm Standard FR4 PCB - example 2............................
Micro-Stripline on 1.5mm Standard FR4 PCB - example 1............................
Micro-Stripline on 1.5mm Standard FR4 PCB - example 2............................
Routing to application‘s RF connector - top view ...........................................
Schematic diagram of ELS61-USA sample application .................................
Sample level conversion circuit......................................................................
Sample circuit for applying power using an external µC ................................
ON circuit options...........................................................................................
ON timing .......................................................................................................
Automatic ON circuit based on voltage detector - option 1 ............................
Automatic ON circuit based on voltage detector - option 2 ............................
Emergency restart timing ...............................................................................
Switch off behavior.........................................................................................
Power saving and paging in WCDMA networks.............................................
Power saving and paging in LTE networks ....................................................
Wake-up via RTS0 .........................................................................................
Position of reference points BATT+ and GND ...............................................
ESD protection for RF antenna interface .......................................................
EMI circuits.....................................................................................................
ELS61-USA– top and bottom view.................................................................
Dimensions of ELS61-USA (all dimensions in mm) .......................................
Land pattern (top view) ..................................................................................
els61-usa_hid_v01.040a
Confidential / Preliminary
12
13
14
15
24
26
27
28
29
31
32
34
34
35
36
36
37
39
41
42
43
44
45
46
47
50
51
52
53
54
55
56
58
59
62
63
64
64
65
66
69
72
73
74
78
80
81
84
85
86
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 8 of 113
Figures
118
Figure 51:
Figure 52:
Figure 53:
Figure 54:
Figure 55:
Figure 56:
Figure 57:
Figure 58:
Figure 59:
Figure 60:
Figure 61:

Recommended design for 110µm thick stencil (top view).............................. 87
Recommended design for 150µm thick stencil (top view).............................. 87
Reflow Profile ................................................................................................. 89
Carrier tape .................................................................................................... 93
Reel direction ................................................................................................. 93
Barcode label on tape reel ............................................................................. 94
Moisture barrier bag (MBB) with imprint......................................................... 95
Moisture Sensitivity Label .............................................................................. 96
Humidity Indicator Card - HIC ........................................................................ 97
Tray dimensions............................................................................................. 98
Reference equipment for Type Approval ..................................................... 103
els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 9 of 113
1 Introduction
14
Introduction
This document1 describes the hardware of the Cinterion® ELS61-USA module. It helps you
quickly retrieve interface specifications, electrical and mechanical details and information on
the requirements to be considered for integrating further components.
1.1
Key Features at a Glance
Feature
Implementation
General
Frequency bands
UMTS/HSPA+: Triple band, 850 (BdV) / AWS (BdIV) / 1900MHz (BdII)
LTE: Quad band, 700 (Bd12) / 850 (Bd5) / AWS (Bd4) / 1900MHz (Bd2)
Output power (according
to Release 99)
Class 3 (+24dBm +1/-3dB) for UMTS 1900,WCDMA FDD BdII
Class 3 (+24dBm +1/-3dB) for UMTS AWS, WCDMA FDD BdIV
Class 3 (+24dBm +1/-3dB) for UMTS 850, WCDMA FDD BdV
Output power (according
to Release 8)
Class 3 (+23dBm ±2dB) for LTE 1900,LTE FDD Bd2
Class 3 (+23dBm ±2dB) for LTE AWS, LTE FDD Bd4
Class 3 (+23dBm ±2dB) for LTE 850, LTE FDD Bd5
Class 3 (+23dBm ±2dB) for LTE 700, LTE FDD Bd12
Power supply
3.0V to 4.5V
Operating temperature
(board temperature)
Normal operation: -30°C to +85°C
Extended operation: -40°C to +90°C
Physical
Dimensions: 27.6mm x 25.4mm x 2.2mm
Weight: approx. 3.5g
RoHS
All hardware components fully compliant with EU RoHS Directive
LTE features
3GPP Release 9
UE CAT 1 supported
DL 10.2Mbps, UL 5.2Mbps
HSPA features
3GPP Release 8
DL 7.2Mbps, UL 5.7Mbps
HSDPA Cat.8 / HSUPA Cat.6 data rates
Compressed mode (CM) supported according to 3GPP TS25.212
UMTS features
3GPP Release 4
PS data rate – 384 kbps DL / 384 kbps UL
CS data rate – 64 kbps DL / 64 kbps UL
1. The document is effective only if listed in the appropriate Release Notes as part of the technical documentation delivered with your Gemalto M2M product.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 10 of 113
1.1 Key Features at a Glance
14
Feature
Implementation
SMS
Point-to-point MT and MO
Cell broadcast
Text and PDU mode
Storage: SIM card plus SMS locations in mobile equipment
Software
AT commands
Hayes 3GPP TS 27.007, TS 27.005, Gemalto M2M
AT commands for RIL compatibility
Java™ Open Platform
Java™ Open Platform with
• Java™ profile IMP-NG & CLDC 1.1 HI
• Secure data transmission via HTTPS/SSL1
• Multi-threading programming and multi-application execution
Major benefits: seamless integration into Java applications, ease of programming, no need for application microcontroller, extremely cost-efficient
hardware and software design – ideal platform for industrial applications.
The memory space available for Java programs is 30MB in the flash file
system and 18MB RAM. Application code and data share the space in the
flash file system and in RAM.
Microsoft™ compatibility RIL for Pocket PC and Smartphone
SIM Application Toolkit
SAT letter classes b, c, e; with BIP
Audio
Support for Voice over LTE (VoLTE), i.e. Voice Service via IMS (IP-based
Multimedia Subsystem) with CSFB
Firmware update
Generic update from host application over ASC0 or USB modem.
Interfaces
Module interface
Surface mount device with solderable connection pads (SMT application
interface). Land grid array (LGA) technology ensures high solder joint reliability and allows the use of an optional module mounting socket.
For more information on how to integrate SMT modules see also [3]. This
application note comprises chapters on module mounting and application
layout issues as well as on additional SMT application development equipment.
USB
USB 2.0 High Speed (480Mbit/s) device interface, Full Speed (12Mbit/s)
compliant
2 serial interfaces
ASC0 (shared with GPIO lines):
• 8-wire modem interface with status and control lines, unbalanced, asynchronous
• Adjustable baud rates: 1,200bps to 921,600bps
• Autobauding: 1,200bps to 230,400bps
• Supports RTS0/CTS0 hardware flow control.
ASC1 (shared with GPIO lines):
• 4-wire, unbalanced asynchronous interface
• Adjustable baud rates: 1,200bps to 921,60bps
• Autobauding: 1,200bps to 230,400bps
• Supports RTS1/CTS1 hardware flow control

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 11 of 113
1.1 Key Features at a Glance
14
Feature
Implementation
Audio
1 digital audio interface (DAI), shared with GPIO lines
UICC interface
Supported SIM/USIM cards: 3V, 1.8V
GPIO interface
22 GPIO lines comprising:
13 lines shared with ASC0, ASC1 and SPI lines, with network status indication, PWM functionality, fast shutdown and pulse counter
4 GPIO lines shared with DAI interface
5 GPIO lines not shared
I2C interface
Supports I2C serial interface
SPI interface
Serial peripheral interface, shared with GPIO lines
Antenna interface pads
50Ω. UMTS/LTE main antenna, UMTS/LTE Rx Diversity antenna
Power on/off, Reset
Power on/off
Switch-on by hardware signal ON
Switch-off by AT command
Switch off by hardware signal FST_SHDN instead of AT command
Automatic switch-off in case of critical temperature or voltage conditions
Reset
Orderly shutdown and reset by AT command
Emergency reset by hardware signal EMERG_RST
Special features
Real time clock
Timer functions via AT commands
TTY/CTM support
Integrated CTM modem
Evaluation kit
Evaluation module
ELS61-USA module soldered onto a dedicated PCB that can be connected
to an adapter in order to be mounted onto the DSB75.
DSB75
DSB75 Development Support Board designed to test and type approve
Gemalto M2M modules and provide a sample configuration for application
engineering. A special adapter is required to connect the ELS61-USA evaluation module to the DSB75.
1. HTTP/SecureConnection over SSL version 3.0 and TLS versions 1.0, 1.1, and 1.2 are supported. For
details please refer to Java User’s Guide for Cinterion ® ELS61-USUSA.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 12 of 113
1.2 ELS61-USA System Overview
14
1.2
ELS61-USA System Overview
Application
COUNTER
ASC0 lines
DAI lines
ASC0 lines
I2C
PCM/I2S
Serial modem
interface lines
I2C
USB
Backup supply
Power supply
ON
Emergency reset
POWER
Main antenna
(UMTS/LTE)
Rx diversity
antenna
(UMTS/LTE)
Main antenna
RTC
Rx diversity
CONTROL
SIM card
(with SIM detection)
SIM interface
Pulse counter
Serial modem
interface lines/
SPI interface
USB
Serial interface/
SPI interface
ASC1/SPI
Fast shutdown
Fast
shutdown
PWM
DAC (PWM)
LED
Status
GPIO
Module
GPIO
interface
Figure 1: ELS61-USA system overview

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 13 of 113
1.3 Circuit Concept
14
1.3
Circuit Concept
Figure 2 and Figure 3 show block diagrams of the ELS61-USA module and illustrate the major
functional components:
BATT+ BB
SD1
SD2
V180
PMU
LDOs
ON
EMERG _RST
ON circuit
ON
SD2
LDOs
Reset_BB
FST_SHDWN
SD3
I2C
USB
ASC0
I2CCLK
I2CDAT
USB
USIF1/
GPIO
GPIO
GPIO
ASC1/GPIO/
SPI
USIF3
SIM
CCIN
PCM/I2S/
GPIO
Baseband
controller
and
Power
management
VDD
ADQ0 ~ ADQ15
Control
Control
DDR_CA _0~DDR _CA _9
FLASH
VDD
LPDDR2
SDRAM
DDR _DQ_0~DDR_DQ_15
SIM
RX/TX
CCIN
RF control
DAI
Figure 2: ELS61-USA block diagram

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 14 of 113
1.3 Circuit Concept
14
PA DCDC
BATT+ RF
SKY87000
LTE / UMTS
RF transceiver
RX/TX
SKY77622
RF control
SKY13525
TQ_H
4G_HB_IN
TP_H
2G/3G_HB_IN
TQ_L
4G_LB_IN
TP_L
2G/3G_LB_IN
RX_M1
RX_M1X
B2_OUT
B4_OUT
B5_OUT
B12_OUT
Coupler
Band2
Duplexer
Antenna
TRX4
V180
BATT+BB
RX_H4
RX_H4X
RX_L1
RX_L1X
RX_L3
RX_L3X
Band4
Duplexer
TRX6
Band5
Duplexer
TRX5
Band12
Duplexer
TRX2
MAIN_FWD
FBR_RF2
4G_HB_IN
Band2
SAW
Filter
4G_HB_IN
Band4
SAW
Filter
26MHz
TRX2
TRX1
SKY13525
4G_HB_IN
4G_HB_IN
Band5
SAW
Filter
Diversity Antenna
TRX3
TRX5
Band12
SAW
Filter
MIPI
Figure 3: ELS61-USA RF section block diagram

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 15 of 113
2 Interface Characteristics
59
Interface Characteristics
ELS61-USA is equipped with an SMT application interface that connects to the external application. The SMT application interface incorporates the various application interfaces as well as
the RF antenna interface.
2.1
Application Interface
2.1.1
Pad Assignment
The SMT application interface on the ELS61-USA provides connecting pads to integrate the
module into external applications. Figure 4 shows the connecting pads’ numbering plan, the
following Table 1 lists the pads’ assignments.
240
239
238
237
236
235
234
233
232
231
230
229
228
227
226
225
224
223
241
222
242
221
53
33
54
32
250
55
100
101
102
103
104
105
106
249
31
56
251
93
94
95
96
97
98
99
30
248
57
58
29
89
90
91
92
85
86
87
88
28
27
59
26
60
61
81
82
83
25
84
24
62
63
252
74
75
76
77
78
79
80
247
245
67
68
69
70
71
72
73
246
23
22
64
21
65
66
20
243
220
219
244
201
202
203
Supply pads: BATT+
204
205
207
206
208
USB pads
209
210
211
212
213
214
215
216
217
218
I2C pads
Combined GPIO/Control pads
(LED, PWM, COUNTER, FST_SHDN)
Supply pads: Other
ASC0 pads
RF antenna pads
Combined GPIO/ASC1/SPI pads
Control pads
Combined GPIO/
ASC0/SPI pads
GPIO pads
Combined GPIO/DAI pads
GND pads
SIM pads
ADC pad
Do not use
Not connected
Reserved
Figure 4: Numbering plan for connecting pads (bottom view)

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 16 of 113
2.1 Application Interface
59
Table 1: Pad assignments
Pad no. Signal name
201
Not connected
202
Not connected
203
GND
204
BATT+BB
205
GND
206
ADC1
207
ON
208
GND
209
V180
210
RXD0
211
CTS0
212
TXD0
213
GPIO24/RING0
214
RTS0
215
VDDLP
216
CCRST
217
CCIN
218
CCIO
219
GPIO14
220
GPIO13
20
CCVCC
21
CCCLK
22
VCORE
23
GPIO20/DOUT
Centrally located pads
67
Not connected
68
Not connected
69
Not connected
70
Not connected
71
Not connected
72
Not connected
73
Not connected
74
Do not use
75
Do not use
76
Not connected
77
Not connected
78
Not connected
79
Not connected
80
Not connected
81
GND
82
GND
Pad no.
24
25
26
27
28
29
30
31
32
33
221
222
223
224
225
226
227
228
229
230
231
232
233
234
Signal name
GPIO22/FSC
GPIO21/DIN
GPIO23/BCLK
I2CDAT
I2CCLK
GPIO17/TXD1/MISO
GPIO16/RXD1/MOSI
GPIO18/RTS1
GPIO19/CTS1/SPI_CS
EMERG_RST
GPIO12
GPIO11
GND
Not connected
GND
Not connected
GND
Not connected
GPIO4/FST_SHDN
GPIO3/DSR0/SPI_CLK
GPIO2/DCD0
GPIO1/DTR0
VUSB
USB_DP
Pad no.
235
236
237
238
239
240
241
242
53
54
55
56
57
58
59
60
61
62
63
64
65
66
243
244
Signal name
USB_DN
Not connected
Not connected
GND
GPIO5/LED
GPIO6/PWM2
GPIO7/PWM1
GPIO8/COUNTER
BATT+RF
GND
GND
ANT_DRX
GND
GND
ANT_MAIN
GND
GND
GND
GND
Not connected
Not connected
Not connected
Not connected
GPIO15
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
GND
GND
GND
GND
Not connected
GND
GND
GND
Not connected
GND
GND
GND
GND
GND
GND
GND
99
100
101
102
103
104
105
106
245
246
247
248
249
250
251
252
GND
GND
GND
GND
GND
Not connected
Not connected
Not connected
GND
Not connected
Not connected
Not connected
Not connected
GND
GND
GND
Signal pads that are not used should not be connected to an external application.
Please note that the reference voltages listed in Table 2 are the values measured directly on
the ELS61-USA module. They do not apply to the accessories connected.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 17 of 113
2.1 Application Interface
59
2.1.2
Signal Properties
Table 2: Signal properties
Function
Signal name
IO
Signal form and level
Comment
Power
supply
BATT+BB
BATT+RF
WCDMA activated:
VImax = 4.5V
VInorm = 3.8V
VImin = 3.0V during Transmit active.
Imax = 900mA during Tx
Lines of BATT+ and GND
must be connected in
parallel for supply purposes because higher
peak currents may occur.
LTE activated:
VImax = 4.5V
VInorm = 3.8V
VImin = 3.0V during Transmit active.
Minimum voltage must
not fall below 3.0V including drop, ripple, spikes
and not rise above 4.5V.
BATT+BB and BATT+RF
require an ultra low ESR
capacitor:
BATT+BB --> 150µF
BATT+RF --> 150µF
If using Multilayer
Ceramic Chip Capacitors
(MLCC) please take DCbias into account.
Note that minimum ESR
value is advised at
<70mΩ.
Power
supply
GND
External
supply
voltage
V180
Ground
Application Ground
Normal operation:
VOnorm = 1.80V ±3%
IOmax = -10mA
V180 should be used to
supply level shifters at
the interfaces or to supply
external application circuits.
SLEEP mode Operation:
VOSleep = 1.80V ±5%
IOmax = -10mA
CLmax = 100µF
VCORE
VOnorm = 1.2V ±2.5%
IOmax = -10mA
CLmax = 100nF
SLEEP mode Operation:
VOSleep = 0.90V...1.2V ±4%
IOmax = -10mA
VCORE and V180 may
be used for the power
indication circuit.
Vcore and V180 are
sensitive against backpowering by other signals. While switched off
these voltage domains
must have <0.2V.
If unused keep lines
open.
Ignition
ON1
VIHmax = 5V tolerant
VIHmin = 1.3V
VILmax = 0.5V
Slew rate < 1ms
ON ___|~~~~

els61-usa_hid_v01.040a
Confidential / Preliminary
This signal switches the
module on, and is rising
edge sensitive triggered.
Internal pull down value
for this signal is 100kΩ.
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 18 of 113
2.1 Application Interface
59
Table 2: Signal properties
Function
Signal name
IO
Signal form and level
Comment
Emergency
restart
EMERG_RST
RI ≈ 1kΩ, CI ≈ 1nF
VOHmax = VDDLP max
VIHmin = 1.35V
VILmax = 0.3V at ~200µA
This line must be driven
low by an open drain or
open collector driver connected to GND.
~~|___|~~ low impulse width > 10ms
If unused keep line open.
RTC
backup
VDDLP
I/O VOnorm = 1.8V ±5%
IOmax = -25mA
VImax = 1.9V
VImin = 1.0V
IItyp < 1µA
USB
VUSB_IN
VImin = 3V
VImax = 5.25V
Active and suspend current:
Imax < 100µA
USB_DN
USB_DP
Serial
Interface
ASC0
RXD0
CTS0
DSR0
DCD0
RING0
TXD0
VILmax = 0.35V
VIHmin = 1.30V
VIHmax = 1.85V
RTS0
Pull down resistor active
VILmax = 0.35V at > 50µA
VIHmin = 1.30V at < 240µA
VIHmax = 1.85V at < 240µA
DTR0

I/O Full and high speed signal characteristics according USB 2.0 Specification.
VOLmax = 0.25V at I = 1mA
VOHmin = 1.55V at I = -1mA
VOHmax = 1.85V
Pull up resistor active
VILmax = 0.35V at < -200µA
VIHmin = 1.30V at > -50µA
VIHmax = 1.85V
els61-usa_hid_v01.040a
Confidential / Preliminary
It is recommended to use
a serial resistor between
VDDLP and a possible
capacitor (bigger than
1µF).
If unused keep line open.
All electrical characteristics according to USB
Implementers' Forum,
USB 2.0 Specification.
If unused keep lines
open.
If unused keep lines
open.
Note that some ASC0
lines are originally available as GPIO lines. If
configured as ASC0
lines, the GPIO lines are
assigned as follows:
GPIO1 --> DTR0
GPIO2 --> DCD0
GPIO3 --> DSR0
GPIO24 --> RING0
The DSR0 line is also
shared with the SPI interface‘s SPI_CLK signal.
Note that DCD0/GPIO2
must not be driven low
during startup
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 19 of 113
2.1 Application Interface
59
Table 2: Signal properties
Function
Signal name
IO
Signal form and level
Comment
Serial
Interface
ASC1
RXD1
If unused keep line open.
TXD1
VOLmax = 0.25V at I = 1mA
VOHmin = 1.55V at I = -1mA
VOHmax = 1.85V
RTS1
CTS1
CCIN
SIM card
detection
VILmax = 0.35V
VIHmin = 1.30V
VIHmax = 1.85V
RI ≈ 110kΩ
VIHmin = 1.45V at I = 15µA,
VIHmax= 1.9V
VILmax = 0.3V
Note that the ASC1 interface lines are originally
available as GPIO lines.
If configured as ASC1
lines, the GPIO lines are
assigned as follows:
GPIO16 --> RXD1
GPIO17 --> TXD1
GPIO18 --> RTS1
GPIO19 --> CTS1
CCIN = High, SIM card
inserted.
For details please refer to
Section 2.1.6.
If unused keep line open.
3V SIM
Card Interface
CCRST
VOLmax = 0.30V at I = 1mA
VOHmin = 2.45V at I = -1mA
VOHmax = 2.90V
CCIO
I/O VILmax = 0.50V
VIHmin = 2.05V
VIHmax = 2.90V
Maximum cable length or
copper track to SIM card
holder should not exceed
100mm.
VOLmax = 0.25V at I = 1mA
VOHmin = 2.50V at I = -1mA
VOHmax = 2.90V

CCCLK
VOLmax = 0.25V at I = 1mA
VOHmin = 2.40V at I = -1mA
VOHmax = 2.90V
CCVCC
VOmin= 2.70V
VOtyp = 2.90V
VOmax = 3.30V
IOmax = -30mA
els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 20 of 113
2.1 Application Interface
59
Table 2: Signal properties
Function
Signal name
1.8V SIM
CCRST
Card Interface
CCIO
IO
Signal form and level
Comment
VOLmax = 0.25V at I = 1mA
VOHmin = 1.45V at I = -1mA
VOHmax = 1.90V
Maximum cable length or
copper track to SIM card
holder should not exceed
100mm.
I/O VILmax = 0.35V
VIHmin = 1.25V
VIHmax = 1.85V
VOLmax = 0.25V at I = 1mA
VOHmin = 1.50V at I = -1mA
VOHmax = 1.85V
I2C
CCCLK
VOLmax = 0.25V at I = 1mA
VOHmin = 1.50V at I = -1mA
VOHmax = 1.85V
CCVCC
VOmin = 1.75V
VOtyp = 1.80V
VOmax = 1.85V
IOmax = -30mA
I2CCLK
IO
I2CDAT
IO
Open drain IO
VOLmin = 0.35V at Imax = 4mA (Imax
= Imax external + I pull-up)
VOHmax = 1.85V
R external pull up min = 560Ω
VILmax = 0.35V
VIHmin = 1.3V
VIHmax = 1.85V
According to the I2C Bus
Specification Version 2.1
for the fast mode a rise
time of max. 300ns is permitted. There is also a
maximum VOL=0.4V at
3mA specified.
The value of the pull-up
depends on the capacitive load of the whole system (I2C Slave + lines).
The maximum sink current of I2CDAT and
I2CCLK is 4mA.
I2C interface of the module already has internal
1KOhm pull up resistor to
V180 inside the module.
Please take this into consideration during application design.
If lines are unused keep
lines open.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 21 of 113
2.1 Application Interface
59
Table 2: Signal properties
Function
Signal name
IO
Signal form and level
Comment
SPI
SPI_CLK
MOSI
VOLmax = 0.25V at I = 1mA
VOHmin = 1.55V at I = -1mA
VOHmax = 1.85V
If lines are unused keep
lines open.
MISO
SPI_CS
GPIO1-GPIO3
IO
GPIO4
IO
GPIO5
IO
GPIO6
IO
GPIO7
IO
VILmax = 0.35V
VIHmin = 1.30V
VIHmax = 1.85V
GPIO8
IO
Imax = ±5mA
GPIO11GPIO15
IO
GPIO16GPIO19
IO
GPIO20GPIO23
IO
GPIO24
IO
FST_SHDN
GPIO
interface
Fast
shutdown
Status LED LED

VILmax = 0.35V
VIHmin = 1.30V
VIHmax = 1.85V
VOLmax = 0.25V at I = 1mA
VOHmin = 1.55V at I = -1mA
VOHmax = 1.85V
Note that the SPI interface lines are originally
available as GPIO lines.
If configured as SPI lines,
the GPIO lines are
assigned as follows:
GPIO3 --> SPI_CLK
GPIO16 --> MOSI
GPIO17 --> MISO
GPIO19 --> SPI_CS
If unused keep line open.
Please note that most
GPIO lines can be configured by AT command for
alternative functions:
GPIO1-GPIO3: ASC0
control lines DTR0,
DCD0 and DSR0
GPIO4: Fast shutdown
GPIO5: Status LED line
GPIO6/GPIO7: PWM
GPIO8: Pulse Counter
GPIO16-GPIO19: ASC1
or SPI
GPIO20-GPIO23: DAI
GPIO24: ASC0 control
line RING0
VILmax = 0.35V
VIHmin = 1.30V
VIHmax = 1.85V
This line must be driven
low.
If unused keep line open.
~~|___|~~ low impulse width > 1ms
Note that the fast shutdown line is originally
available as GPIO line. If
configured as fast shutdown, the GPIO line is
assigned as follows:
GPIO4 --> FST_SHDN
VOLmax = 0.25V at I = 1mA
VOHmin = 1.55V at I = -1mA
VOHmax = 1.85V
If unused keep line open.
els61-usa_hid_v01.040a
Confidential / Preliminary
Note that the LED line is
originally available as
GPIO line. If configured
as LED line, the GPIO
line is assigned as follows:
GPIO5 --> LED
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 22 of 113
2.1 Application Interface
59
Table 2: Signal properties
Function
Signal name
IO
Signal form and level
Comment
PWM
PWM1
PWM2
VOLmax = 0.25V at I = 1mA
VOHmin = 1.55V at I = -1mA
VOHmax = 1.85V
If unused keep lines
open.
Note that the PWM lines
are originally available as
GPIO lines. If configured
as PWM lines, the GPIO
lines are assigned as follows:
GPIO7 --> PWM1
GPIO6 --> PWM2
Pulse
counter
COUNTER
Digital
FSC
audio interface (DAI) BCLK
DOUT
DIN
ADC1
ADC
(Analog-toDigital Converter)
Internal up resistor active
VILmax = 0.35V at < -200µA
VIHmin = 1.30V at > -50µA
VIHmax = 1.85V
If unused keep line open.
VOLmax = 0.25V at I = 1mA
VOHmin = 1.55V at I = -1mA
VOHmax = 1.85V
If unused keep line open.
Note that the COUNTER
line is originally available
as GPIO line. If configured as COUNTER line,
the GPIO line is assigned
as follows:
GPIO8 --> COUNTER
Note that the DAI interface lines are originally
available as GPIO lines.
If configured as DAI lines,
the GPIO lines are
assigned as follows:
GPIO22 --> FSC
GPIO23 --> BCLK
GPIO20 --> DOUT
GPIO21 --> DIN
VILmax = 0.35V
VIHmin = 1.30V
VIHmax = 1.85V
RI = 1MΩ
VI = 0V ... 1.2V (valid range)
VIH max = 1.2V
ADC can be used as
input for external measurements.
Resolution 1024 steps
Tolerance 0.3%
If unused keep line open.
1. After the operating voltage is applied, it is required to wait at least 1 second to trigger the ON signal.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 23 of 113
2.1 Application Interface
59
2.1.2.1
Absolute Maximum Ratings
The absolute maximum ratings stated in Table 3 are stress ratings under any conditions.
Stresses beyond any of these limits will cause permanent damage to ELS61-USA.
Table 3: Absolute maximum ratings1
Parameter
Min
Max
Unit
Supply voltage BATT+BB, BATT+RF
-0.5
+5.5
Voltage at all signal lines in Power Down mode
-0.3
+0.3
Voltage at digital lines in normal operation
-0.2
V180 + 0.2 V
Voltage at SIM/USIM interface, CCVCC in normal operation
-0.5
+3.3
VDDLP input voltage
-0.15
2.0
Voltage at ADC line in normal operation
1.2
V180 in normal operation
+1.7
+1.9
Current at V180 in normal operation
-0
+50
mA
VCORE in normal operation
+0.85
+1.25
Current at VCORE in normal operation
-0
+50
mA
Voltage at ON signal
-0.5
+6.5
Current at single GPIO
-5
+5
mA
Current at all GPIO
-50
+50
mA
Voltage at VCORE, V180 in power down mode
-0.2
+0.2
1. Positive noted current means current sourcing from ELS61-USA. Negative noted current means current
sourcing towards ELS61-USA.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 24 of 113
2.1 Application Interface
59
2.1.3
USB Interface
ELS61-USA supports a USB 2.0 High Speed (480Mbit/s) device interface that is Full Speed
(12Mbit/s) compliant. The USB interface is primarily intended for use as command and data interface and for downloading firmware.
The external application is responsible for supplying the VUSB_IN line. This line is used for cable detection only. The USB part (driver and transceiver) is supplied by means of BATT+. This
is because ELS61-USA is designed as a self-powered device compliant with the “Universal Serial Bus Specification Revision 2.0”1.
Module
SMT
VREG (3V075)
lin. reg.
BATT+
GND
USB part1)
VBUS
Detection only
VUSB_IN
RS
RS
DP
DN
Host wakeup
USB_DP2)
USB_DN2)
RING0
1)
All serial (including RS) and pull-up resistors for data lines are implemented.
If the USB interface is operated in High Speed mode (480MHz), it is recommended to take
special care routing the data lines USB_DP and USB_DN. Application layout should in this
case implement a differential impedance of 90 ohms for proper signal integrity.
2)
Figure 5: USB circuit
To properly connect the module's USB interface to the external application, a USB 2.0 compatible connector and cable or hardware design is required. For more information on the USB related signals see Table 2. Furthermore, the USB modem driver distributed with ELS61-USA
needs to be installed.
1. The specification is ready for download on http://www.usb.org/developers/docs/

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 25 of 113
2.1 Application Interface
59
2.1.3.1
Reducing Power Consumption
While a USB connection is active, the module will never switch into SLEEP mode. Only if the
USB interface is in Suspended state or Detached (i.e., VUSB_IN = 0) is the module able to
switch into SLEEP mode thereby saving power. There are two possibilities to enable power reduction mechanisms:
•
Recommended implementation of USB Suspend/Resume/Remote Wakeup:
The USB host should be able to bring its USB interface into the Suspended state as
described in the “Universal Serial Bus Specification Revision 2.0“1. For this functionality to
work, the VUSB_IN line should always be kept enabled. On incoming calls and other events
ELS61-USA will then generate a Remote Wakeup request to resume the USB host controller.
See also [5] (USB Specification Revision 2.0, Section 10.2.7, p.282):
"If USB System wishes to place the bus in the Suspended state, it commands the Host Controller to stop all bus traffic, including SOFs. This causes all USB devices to enter the Suspended state. In this state, the USB System may enable the Host Controller to respond to
bus wakeup events. This allows the Host Controller to respond to bus wakeup signaling to
restart the host system."
•
Implementation for legacy USB applications not supporting USB Suspend/Resume:
As an alternative to the regular USB suspend and resume mechanism it is possible to
employ the RING0 line to wake up the host application in case of incoming calls or events
signalized by URCs while the USB interface is in Detached state (i.e., VUSB_IN = 0). Every
wakeup event will force a new USB enumeration. Therefore, the external application has to
carefully consider the enumeration timings to avoid loosing any signalled events. For details
on this host wakeup functionality see Section 2.1.14.3. To prevent existing data call connections from being disconnected while the USB interface is in detached state (i.e., VUSB_IN=0) it is possible to call AT&D0, thus ignoring the status of the DTR line (see also [1]).
1. The specification is ready for download on http://www.usb.org/developers/docs/

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 26 of 113
2.1 Application Interface
59
2.1.4
Serial Interface ASC0
ELS61-USA offers an 8-wire unbalanced, asynchronous modem interface ASC0 conforming to
ITU-T V.24 protocol DCE signalling. The electrical characteristics do not comply with ITU-T
V.28. The significant levels are 0V (for low data bit or active state) and 1.8V (for high data bit
or inactive state). For electrical characteristics please refer to Table 2. For an illustration of the
interface line’s startup behavior see Figure 7.
ELS61-USA is designed for use as a DCE. Based on the conventions for DCE-DTE connections it communicates with the customer application (DTE) using the following signals:
• Port TXD @ application sends data to the module’s TXD0 signal line
• Port RXD @ application receives data from the module’s RXD0 signal line
Figure 6: Serial interface ASC0
Features:
• Includes the data lines TXD0 and RXD0, the status lines RTS0 and CTS0 and, in addition,
the modem control lines DTR0, DSR0, DCD0 and RING0.
• The RING0 signal serves to indicate incoming calls and other types of URCs (Unsolicited
Result Code). It can also be used to send pulses to the host application, for example to
wake up the application from power saving state.
• Configured for 8 data bits, no parity and 1 stop bit.
• ASC0 can be operated at fixed bit rates from 1,200bps up to 921,600bps.
• Autobauding supports bit rates from 1,200bps up to 230,400bps.
• Supports RTS0/CTS0 hardware flow control. The hardware hand shake line RTS0 has an
internal pull down resistor causing a low level signal, if the line is not used and open.
Although hardware flow control is recommended, this allows communication by using only
RXD and TXD lines.
• Wake up from SLEEP mode by RTS0 activation (high to low transition; see Section 3.3.2).
Note: The ASC0 modem control lines DTR0, DCD0, DSR0 and RING0 are originally available
as GPIO lines. If configured as ASC0 lines, these GPIO lines are assigned as follows:
GPIO1 --> DTR0, GPIO2 --> DCD0, GPIO3 --> DSR0 and GPIO24 --> RING0. Also, DSR0 is
shared with the SPI_CLK line of the SPI interface and may be configured as such. Configuration is done by AT command (see [1]). The configuration is non-volatile and becomes active
after a module restart.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 27 of 113
2.1 Application Interface
59
The following figure shows the startup behavior of the asynchronous serial interface ASC0.
Power supply active
Start up
Reset
state
Firmware
initialization
Command interface
initialization
Interface
active
ON
VCORE
V180
EMERG_RST
TXD0
PD
RXD0
PU
RTS0
PU
CTS0
PU
DTR0/GPIO1
PD
DSR0/GPIO3
PD
PU
PD
DCD0/GPIO2
PD
PU
PD
RING0/GPIO24
PD
PU
PD
PD
For pull-up and pull-down values see Table 13.
Figure 7: ASC0 startup behavior
Notes:
During startup the DTR0 signal is driven active low for 500µs. It is recommended to provide a
470Ω serial resistor for the DTR0 line to prevent shorts (high current flow).
No data must be sent over the ASC0 interface before the interface is active and ready to receive data (see Section 3.2.1).
An external pull down to ground on the DCD0 line during the startup phase activates a special
mode for ELS61-USA. In this special mode the AT command interface is not available and the
module may therefore no longer behave as expected.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 28 of 113
2.1 Application Interface
59
2.1.5
Serial Interface ASC1
Four ELS61-USA GPIO lines can be configured as ASC1 interface signals to provide a 4-wire
unbalanced, asynchronous modem interface ASC1 conforming to ITU-T V.24 protocol DCE
signalling. The electrical characteristics do not comply with ITU-T V.28. The significant levels
are 0V (for low data bit or active state) and 1.8V (for high data bit or inactive state). For electrical
characteristics please refer to Table 2. For an illustration of the interface line’s startup behavior
see Figure 9.
The ASC1 interface lines are originally available as GPIO lines. If configured as ASC1 lines,
the GPIO lines are assigned as follows: GPIO16 --> RXD1, GPIO17 --> TXD1, GPIO18 -->
RTS1 and GPIO19 --> CTS1. Configuration is done by AT command (see [1]: AT^SCFG). The
configuration is non-volatile and becomes active after a module restart.
ELS61-USA is designed for use as a DCE. Based on the conventions for DCE-DTE connections it communicates with the customer application (DTE) using the following signals:
• Port TXD @ application sends data to module’s TXD1 signal line
• Port RXD @ application receives data from the module’s RXD1 signal line
Figure 8: Serial interface ASC1
Features
• Includes only the data lines TXD1 and RXD1 plus RTS1 and CTS1 for hardware handshake.
• On ASC1 no RING line is available.
• Configured for 8 data bits, no parity and 1 or 2 stop bits.
• ASC1 can be operated at fixed bit rates from 1,200 bps to 921,600 bps.
• Autobauding supports bit rates from 1,200bps up to 230,400bps.
• Supports RTS1/CTS1 hardware flow. The hardware hand shake line RTS0 has an internal
pull down resistor causing a low level signal, if the line is not used and open. Although hardware flow control is recommended, this allows communication by using only RXD and TXD
lines.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 29 of 113
2.1 Application Interface
59
The following figure shows the startup behavior of the asynchronous serial interface ASC1.
Power supply active
Start up
Reset
state
Firmware
initialization
Command interface
initialization
Interface
active
ON
VCORE
V180
EMERG_RST
TXD1/GPIO17
PD
RXD1/GPIO16
PD
RTS1/GPIO18
PD
CTS1/GPIO19
PD
PD
*) For pull-down values see Table 13.
Figure 9: ASC1 startup behavior

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 30 of 113
2.1 Application Interface
59
2.1.6
UICC/SIM/USIM Interface
ELS61-USA has an integrated UICC/SIM/USIM interface compatible with the 3GPP 31.102
and ETSI 102 221. This is wired to the host interface in order to be connected to an external
SIM card holder. Five pads on the SMT application interface are reserved for the SIM interface.
The UICC/SIM/USIM interface supports 3V and 1.8V SIM cards. Please refer to Table 2 for
electrical specifications of the UICC/SIM/USIM interface lines depending on whether a 3V or
1.8V SIM card is used.
The CCIN signal serves to detect whether a tray (with SIM card) is present in the card holder.
To take advantage of this feature, an appropriate SIM card detect switch is required on the card
holder. For example, this is true for the model supplied by Molex, which has been tested to operate with ELS61-USA and is part of the Gemalto M2M reference equipment submitted for type
approval. See Section 7.1 for Molex ordering numbers.
Table 4: Signals of the SIM interface (SMT application interface)
Signal
Description
GND
Separate ground connection for SIM card to improve EMC.
CCCLK
Chipcard clock
CCVCC
SIM supply voltage.
CCIO
Serial data line, input and output.
CCRST
Chipcard reset
CCIN
Input on the baseband processor for detecting a SIM card tray in the holder. If the SIM is
removed during operation the SIM interface is shut down immediately to prevent destruction of the SIM. The CCIN signal is by default low and will change to high level if a SIM card
is inserted.
The CCIN signal is mandatory for applications that allow the user to remove the SIM card
during operation.
The CCIN signal is solely intended for use with a SIM card. It must not be used for any other
purposes. Failure to comply with this requirement may invalidate the type approval of
ELS61-USA.
Note [1]: No guarantee can be given, nor any liability accepted, if loss of data is encountered after removing
the SIM card during operation. Also, no guarantee can be given for properly initializing any SIM card that
the user inserts after having removed the SIM card during operation. In this case, the application must
restart ELS61-USA.
Note [2]: On the evaluation board, the CCIN signal is inverted, thus the CCIN signal is by default high and
will change to a low level if a SIM card is inserted.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 31 of 113
2.1 Application Interface
59
The figure below shows a circuit to connect an external SIM card holder.
V180
CCIN
CCVCC
SIM
220nF
1nF
CCRST
CCIO
CCCLK
Figure 10: External UICC/SIM/USIM card holder circuit
The total cable length between the SMT application interface pads on ELS61-USA and the
pads of the external SIM card holder must not exceed 100mm in order to meet the specifications of 3GPP TS 51.010-1 and to satisfy the requirements of EMC compliance.
To avoid possible cross-talk from the CCCLK signal to the CCIO signal be careful that both
lines are not placed closely next to each other. A useful approach is using a GND line to shield
the CCIO line from the CCCLK line.
An example for an optimized ESD protection for the SIM interface is shown in Section 2.1.6.1.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 32 of 113
2.1 Application Interface
59
2.1.6.1
Enhanced ESD Protection for SIM Interface
To optimize ESD protection for the SIM interface it is possible to add ESD diodes to the SIM
interface lines as shown in the example given in Figure 11.1
The example was designed to meet ESD protection according ETSI EN 301 489-1/7: Contact
discharge: ± 4kV, air discharge: ± 8kV.
Module
CCRST
SIM_RST
CCCLK
SIM_CLK
CCIO
SIM_IO
CCVCC
CCIN
SIM_VCC
GND
SIM_DET
Figure 11: SIM interface - enhanced ESD protection
1. Note that the protection diode shall have low internal capacitance less than 5pF for IO and CLK.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 33 of 113
2.1 Application Interface
59
2.1.7
Digital Audio Interface (DAI)
ELS61-USA supports a digital audio interface that can be employed either as pulse code modulation interface (see Section 2.1.7.1) or as inter IC sound interface (see Section 2.1.7.2). Operation of these interface variants is mutually exclusive, and can be configured by AT command
(AT^SAIC; see [1]).
2.1.7.1
Pulse Code Modulation Interface (PCM)
Four ELS61-USA GPIO lines can be configured as pule code modulation interface (PCM). The
PCM functionality allows for the use of an external codec like the W681360 (see Section
2.1.7.3).
The PCM interface supports the following features:
• Master and Slave mode
• Long frame and short frame
• 8kHz sample rate / 125µs frame duration (narrow band), 16kHz sample rate / 62.5µs frame
duration (wide band)
• Bit clock: 256kHz (sample rate of 8kHz), 264kHz (short frame), 520kHz (sample rate of
8kHz), 528kHz (short frame), 1040kHz (sample rate of 16kHz)
• The most significant bit MSB is transferred first
• Data write at rising edge / data read at falling edge
• Common frame sync signal for transmit and receive
The four GPIO lines can be configured as DAI/PCM interface signals as follows: GPIO20 -->
DOUT, GPIO21--> DIN, GPIO22 --> FSC and GPIO23 --> BCLK. The configuration is done by
AT command (see [1]). It is non-volatile and becomes active after a module restart. Table 5 describes the available DAI/PCM lines at the digital audio interface. For electrical details see Section 2.1.2.
Table 5: Overview of DAI/PCM lines
Signal name
Input/Output
Description
DOUT
PCM data from ELS61-USA to external codec.
DIN
PCM data from external codec to ELS61-USA.
FSC
Frame synchronization signal to external codec:
Long frame (8kHz)
BCLK
Bit clock to external codec.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 34 of 113
2.1 Application Interface
59
Figure 12 shows the PCM timing for the master mode available with ELS61-USA.
125 µs
BCLK
FSC
DOUT
MSB
14
13
12
LSB
MSB
DIN
MSB
14
13
12
LSB
MSB
Figure 12: Long frame PCM timing, 256kHz
The following figure shows the start up behavior of the DAI interface. The start up configuration
of functions will be activated after the software initialization of the command interface. With an
active state of CTS0 (low level) the initialization of the DAI interface is finished.
Power supply active
Start up
Reset
state
Firmware
initialization
Command interface
initialization
Interface
active
ON
VCORE
V180
EMERG_RST
DIN/GPIO21
PD
FSC/GPIO22
PD
BCLK/GPIO23
PD
DOUT/GPIO20
PD
CTS0
Figure 13: DAI startup timing

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 35 of 113
2.1 Application Interface
59
2.1.7.2
Inter IC Sound Interface
The Inter IC Sound interface (I2S) is enabled using the AT command AT^SAIC (see [1]). An
activation is possible only out of call and out of tone presentation. The I2S properties and
capabilities comply with the requirements laid out in the Phillips I2S Bus Specifications,
revised June 5, 1996.
The I2S interface has the following characteristics:
•
•
•
Clock Modes: Master with permanent clock option
Sampling Rate: 8kHz (narrow band), 16kHz (wide band)
Bit clock: 512kHz
The digital audio interface pads available for the PCM interface are also available for the I2S
interface. In I2S mode they have the same electrical characteristics (for more information on the
DOUT, DIN, FSC and BCLK pads please refer to Section 2.1.2 and Section 2.1.7.1).
The table below lists the available pads at the module’s digital audio interface.
Table 6: Overview of DAI/I2S lines
Signal name
Input/Output
Description
DOUT
I2S data from module to external codec.
DIN
I2S data from external codec to module.
FSC
Frame synchronization signal to external codec:
Word alignment (WS)
BCLK
Bit clock to external codec: 512kHz
The following figure shows the I2S timing for the master mode available with the module.
125 µs
BCLK
FSC
DOUT
MSB
14
13
12
LSB
MSB
DIN
MSB
14
13
12
LSB
MSB
Figure 14: I2S timing, 8kHz sample rate

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 36 of 113
2.1 Application Interface
59
2.1.7.3
Solutions for the Digital Audio Interface
Figure 15 and Figure 16 show an example of using the digital audio interface of the module.
The below mentioned sample Nuvoton codec W681360 can be replaced with a DSP. In the example, framesync and clock master is the module (FSC line) and thus the RF network.
PCM to Analog Converter
Module
BCLK
13-Bit-LinearCODEC
FSC
DOUT
W681360
DIN
Figure 15: Block circuit for DAI to analog converter
This DAI analog converter is well suited for evaluating and testing a telephone handset and can
be used instead of the headset interface of the DSB75.
R6
+3.0V
1k
C8 420pF
+3.0V
+3.0V
Module
V180
Input line:
DIN
Low level input
FSC
BCLK
VCC
5V tolerant
74LVC1G34
DOUT
DIN
R9
100k
20
19
18
17
R2 75k
PDI
14
FSR
FST
11
12
13
BCLKR
MCLK
BCLKT
DR
DT
ROPI
POPO+
VAGREF
C1
100nF
74VHC1GT50
VDD
VAG
TI+
TITG
10
VCC
R1 75k
U1
Output lines:
FSC
BCLK
DOUT
C3
10nF
HB
VSS
16
15
R3 1k
R5
1k
C5 100nF
C6
100uF
Mic1
C7 420pF
R4 1k
C4 100nF
MICROPHONE
Speaker gain
R7 20k
R8 100k
LS1
SPEAKER
C2
100nF
W681360
Figure 16: Sample circuit for analog to DAI box
On the module side, the DAI interface has to be enabled. This can be done by using the following AT command: AT^SCFG="GPIO/mode/DAI","std".
Please note that level converters are required between the module‘s 1.8V digital audio lines
and the 3.0V audio codec interface lines. Possible level converters are for example
74VHC1GT50 (up) and 74LVC1G34 (down). See Figure 16 and refer to Section 2.3.1 for more
information on a possible sample level conversion circuit.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 37 of 113
2.1 Application Interface
59
2.1.7.4
Electrical Characteristics of the Voiceband Part
Setting Audio Parameters by AT Commands
The audio modes 2 to 10 can be temporarily adjusted according to the AT command parameter
listed in the table below. The audio parameter is set with the AT commandAT^SNFO and the
audio mode is changed by AT^SNFS (see [1]). For a model of how the parameters influence
the audio signal path see Section .
Table 7: Audio parameters adjustable by AT command
Parameter
Influence to
Range
Gain range
Calculation
Digital TX volume
1...100
Mute
-43.5…+6dB
0.5dB steps
(inVolStep-88)*0.5dB
88 = 0dB (default)
outVolStep
Digital RX volume
1…100
Mute
-43.5…+6dB
0.5dB steps
(outVolStep-88)*0.5dB
88 = 0dB (default)
sideToneStep
Sidetone gain1
0...175
Mute
-43.5...
43.5dB
0.5dB steps
SideToneStep*0.5dB
88 = 0dB
AT^SNFI
inVolStep
AT^SNFO
1. The sidetone path contains two logically gain cells in series as shown in Figure 17. The first one can be
controlled by the parameter sideToneGain while the second one will be controlled by outVolStep to keep
the resulting sidetone gain constant independently of the RX Volume. The second cell introduces an offset of -37.5dB to the sidetone path. The resulting sidetone gain can be calculated according the following
formula:
Resulting sidetone gain = 0.5 * (sideToneStep - outVolStep) -37.5 [dB]
If sideToneStep = 0 the sidetone path is completely muted - independent of outVolStep.
Audio Programming Model
The audio programming model shows how the signal path can be influenced by varying AT
command parameters: . For more information on the AT commands and parameters see Section and [1].
Signal Processing /
Speech coder


PCM/I S
DAI
Speech decoder /
Signal Processing

AT parameters are given in brackets <...>
and marked red and italic .
Figure 17: Audio programming model

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 38 of 113
2.1 Application Interface
59
Characteristics of Audio Modes
The electrical characteristics of the voiceband part depend on the current audio mode set with
AT command. All values are noted for default gains, e.g. the default parameters are left
unchanged.
Note: With regard to acoustic shock, the cellular application must be designed to avoid sending
false AT commands that might increase amplification, e.g. for a highly sensitive earpiece. A
protection circuit should be implemented in the cellular application.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 39 of 113
2.1 Application Interface
59
2.1.8
RTC Backup
The internal Real Time Clock of ELS61-USA is supplied from a separate voltage regulator in
the power supply component which is also active when ELS61-USA is in Power Down mode
and BATT+ is available. An alarm function is provided that allows to wake up ELS61-USA without logging on to the RF network.
In addition, you can use the VDDLP pad to backup the RTC from an external capacitor. The
capacitor is charged from the internal LDO of ELS61-USA. If the voltage supply at BATT+ is
disconnected the RTC can be powered by the capacitor. The size of the capacitor determines
the duration of buffering when no voltage is applied to ELS61-USA, i.e. the greater the capacitor the longer ELS61-USA will save the date and time. The RTC can also be supplied from an
external battery (rechargeable or non-chargeable). In this case the electrical specification of
the VDDLP pad (see Section 2.1.2) has to be taken in to account.
Figure 18 shows an RTC backup configuration. A serial 1kΩ resistor has to be placed on the
application next to VDDLP. It limits the input current of an empty capacitor or battery.
Module
LRTC
Processor and power
management
RTC
Application interface
BATT+
VDDLP
1k
Capacitor
GND
Figure 18: RTC supply variants

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 40 of 113
2.1 Application Interface
59
2.1.9
GPIO Interface
ELS61-USA offers a GPIO interface with 22 GPIO lines. The GPIO lines are shared with other
interfaces or functions: Fast shutdown (see Section 2.1.14.4), status LED (see Section
2.1.14.1), the PWM functionality (see Section 2.1.12), an pulse counter (see Section 2.1.13),
ASC0 (see Section 2.1.4), ASC1 (see Section 2.1.5), an SPI interface (see Section 2.1.11), and
a DAI interface (see Section 2.1.7).
The following table shows the configuration variants for the GPIO pads. All variants are mutually exclusive, i.e. a pad configured for instance as Status LED is locked for alternative usage.
Table 8: GPIO lines and possible alternative assignment
GPIO
Fast
Shutdown
Status LED
PWM
Pulse
Counter
ASC0
GPIO1
DTR0
GPIO2
DCD0
GPIO3
DSR0
GPIO4
GPIO5
SPI
DAI
SPI_CLK
FST_SHDN
Status LED
GPIO6
PWM2
GPIO7
PWM1
GPIO8
ASC1
COUNTER
GPIO11
GPIO12
GPIO13
GPIO14
GPIO15
GPIO16
RXD1
MOSI
GPIO17
TXD1
MISO
GPIO18
RTS1
GPIO19
CTS1
SPI_CS
GPIO20
DOUT
GPIO21
DIN
GPIO22
FSC
GPIO23
BCLK
GPIO24
RING0
After startup, the above mentioned alternative GPIO line assignments can be configured using
AT commands (see [1]). The configuration is non-volatile and available after module restart.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 41 of 113
2.1 Application Interface
59
The following figure shows the startup behavior of the GPIO interface. With an active state of
the ASC0 interface (i.e. CTS0 is at low level) the initialization of the GPIO interface lines is also
finished.
Power supply active
Start up
Reset
state
Firmware
initialization
Command interface
initialization
Interface
active
ON
VCORE
V180
EMERG_RST
PD
GPIO 1-8
PD
GPIO 11 - 24
CTS0
*) For pull down values see Table 13.
Figure 19: GPIO startup behavior

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 42 of 113
2.1 Application Interface
59
2.1.10
I2C Interface
I2C is a serial, 8-bit oriented data transfer bus for bit rates up to 400kbps in Fast mode. It consists of two lines, the serial data line I2CDAT and the serial clock line I2CCLK. The module acts
as a single master device, e.g. the clock I2CCLK is driven by the module. I2CDAT is a bi-directional line. Each device connected to the bus is software addressable by a unique 7-bit address, and simple master/slave relationships exist at all times. The module operates as mastertransmitter or as master-receiver. The customer application transmits or receives data only on
request of the module.
To configure and activate the I2C bus use the AT^SSPI command. Detailed information on the
AT^SSPI command as well explanations on the protocol and syntax required for data transmission can be found in [1].
The I2C interface can be powered via the V180 line of ELS61-USA. If connected to the V180
line, the I2C interface will properly shut down when the module enters the Power Down mode.
In the application I2CDAT and I2CCLK lines need to be connected to a positive supply voltage
via a pull-up resistor. For electrical characteristics please refer to Table 2.
Module
Application
R pull up
R pull up
1KOhm
R pull up
1KOhm
R pull up
V180
I2CCLK
I2CCLK
I2CDAT
I2CDAT
GND
GND
Figure 20: I2C interface connected to V180
Note: Good care should be taken when creating the PCB layout of the host application: The
traces of I2CCLK and I2CDAT should be equal in length and as short as possible.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 43 of 113
2.1 Application Interface
59
The following figure shows the startup behavior of the I2C interface. With an active state of the
ASC0 interface (i.e. CTS0 is at low level) the initialization of the I2C interface is also finished.
Power supply active
Start up
Reset
state
Firmware
initialization
Command interface
initialization
Interface
active
ON
VCORE
V180
EMERG_RST
I2CCLK
Open Drain
(external pull up)
I2CDAT
Open Drain
(external pull up)
CTSx
Figure 21: I2C startup behavior

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 44 of 113
2.1 Application Interface
59
2.1.11
SPI Interface
Four ELS61-USA GPIO interface lines can be configured as Serial Peripheral Interface (SPI).
The SPI is a synchronous serial interface for control and data transfer between ELS61-USA
and the external application. Only one application can be connected to the SPI and the interface supports only master mode. The transmission rates are up to 6.5Mbit/s. The SPI interface
comprises the two data lines MOSI and MISO, the clock line SPI_CLK a well as the chip select
line SPI_CS.
The four GPIO lines can be configured as SPI interface signals as follows: GPIO3 --> SPI_CLK,
GPIO16 --> MOSI, GPIO17 --> MISO and GPIO19 --> SPI_CS. The configuration is done by
AT command (see [1]). It is non-volatile and becomes active after a module restart.
The GPIO lines are also shared with the ASC1 signal lines and the ASC0 modem status signal
line DSR0.
To configure and activate the SPI interface use the AT^SSPI command. Detailed information
on the AT^SSPI command as well explanations on the SPI modes required for data transmission can be found in [1].
In general, SPI supports four operation modes. The modes are different in clock phase and
clock polarity. The module’s SPI mode can be configured by using the AT command AT^SSPI.
Make sure the module and the connected slave device works with the same SPI mode.
Figure 22 shows the characteristics of the four SPI modes. The SPI modes 0 and 3 are the most
common used modes. For electrical characteristics please refer to Table 2.
Clock phase
SPI MODE 0
SPI MODE 1
SPI_CS
SPI_CLK
SPI_CLK
MOSI
MOSI
MISO
MISO
Clock polarity
SPI_CS
Sample
Sample
SPI MODE 2
SPI MODE 3
SPI_CS
SPI_CS
SPI_CLK
SPI_CLK
MOSI
MOSI
MISO
MISO
Sample
Sample
Figure 22: Characteristics of SPI modes

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 45 of 113
2.1 Application Interface
59
2.1.12
PWM Interfaces
The GPIO6 and GPIO7 interface lines can be configured as Pulse Width Modulation interface
lines PWM1 and PWM2. The PWM interface lines can be used, for example, to connect buzzers. The PWM1 line is shared with GPIO7 and the PWM2 line is shared with GPIO6 (for GPIOs
see Section 2.1.9). GPIO and PWM functionality are mutually exclusive.
The startup behavior of the lines is shown in Figure 19.
2.1.13
Pulse Counter
The GPIO8 line can be configured as pulse counter line COUNTER. The pulse counter interface can be used, for example, as a clock (for GPIOs see Section 2.1.9).
2.1.14
2.1.14.1
Control Signals
Status LED
The GPIO5 interface line can be configured to drive a status LED that indicates different operating modes of the module (for GPIOs see Section 2.1.9). GPIO and LED functionality are mutually exclusive.
To take advantage of this function connect an LED to the GPIO5/LED line as shown in Figure
23.
VCC
R3
GPIO5/
LED
LED
R1
R2
GND
GND
Figure 23: Status signaling with LED driver

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 46 of 113
2.1 Application Interface
59
2.1.14.2
Power Indication Circuit
In Power Down mode the maximum voltage at any digital or analog interface line must not exceed +0.3V (see also Section 2.1.2.1). Exceeding this limit for any length of time might cause
permanent damage to the module.
It is therefore recommended to implement a power indication signal that reports the module’s
power state and shows whether it is active or in Power Down mode. While the module is in
Power Down mode all signals with a high level from an external application need to be set to
low state or high impedance state. The sample power indication circuit illustrated in Figure 24
denotes the module’s active state with a low signal and the module’s Power Down mode with
a high signal or high impedance state.
10k
External
power supply
Power
indication
22k
V180
4.7k
100k
100k
VCORE
Figure 24: Power indication circuit
2.1.14.3
Host Wakeup
If no call, data or message transfer is in progress, the host may shut down its own USB interface to save power. If a call or other request (URC’s, messages) arrives, the host can be notified of these events and be woken up again by a state transition of the ASC0 interface‘s RING0
line. This functionality should only be used with legacy USB applications not supporting the recommended USB suspend and resume mechanism as described in [5] (see also Section 2.1.3.1).
For more information on how to configure the RING0 line by AT^SCFG command see [1].
Possible RING0 line states are listed in Table 9.
Table 9: Host wakeup lines
Signal
I/O
Description
RING0
Inactive to active low transition:
0 = The host shall wake up
1 = No wake up request

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 47 of 113
2.1 Application Interface
59
2.1.14.4
Fast Shutdown
The GPIO4 interface line can be configured as fast shutdown signal line FST_SHDN. The configured FST_SHDN line is an active low control signal and must be applied for at least 1 milliseconds. If unused this line can be left open because of a configured internal pull-up resistor.
Before setting the FST_SHDN line to low, the ON signal should be set to low (see Figure 25).
Otherwise there might be back powering at the ON line in Power Down mode.
The fast shutdown feature can be triggered using the AT command AT^SMSO=. For details see [1].
If triggered, a low impulse >1 milliseconds on the FST_SHDN line starts the fast shutdown. The
fast shutdown procedure still finishes any data activities on the module's flash file system, thus
ensuring data integrity, but will no longer deregister gracefully from the network, thus saving
the time required for network deregistration.
Fast shut down procedure
Power down
BATT+
VDDLP
<15ms_
GPIO4/FST_SHDN
ON
VCORE
V180
EMERG_RST
Figure 25: Fast shutdown timing
Please note that the normal software controlled shutdown using AT^SMSO will allow option for
a fast shutdown by parameter , i.e., without network deregistration. However, in this case
no URCs including shutdown URCs will be provided by the AT^SMSO command.
Please also note that the fast shutdown operation does not allow the module deregister from
the network, therefore, this practice is not recommended, and should not be conducted on regular basis. If it is used for energy saving reason, for instance, used in battery-driven solutions
that require prompt system shutdown before battery depletion, discretion is advised in such
case.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 48 of 113
2.2 RF Antenna Interface
59
2.2
RF Antenna Interface
The ELS61-USA UMTS/LTE antenna interface comprises a UMTS/LTE main antenna as well
as a UMTS/LTE Rx diversity antenna to improve signal reliability and quality1. The RF interface
has an impedance of 50Ω. ELS61-USA is capable of sustaining a total mismatch at the antenna
line without any damage, even when transmitting at maximum RF power.
The external antenna must be matched properly to achieve best performance regarding radiated power, modulation accuracy and harmonic suppression. Antenna matching networks are
not included on the ELS61-USA module and should be placed in the host application if the antenna does not have an impedance of 50Ω.
Regarding the return loss ELS61-USA provides the following values in the active band:
Table 10: Return loss in the active band
State of module
Return loss of module
Recommended return loss of application
Receive
> 8dB
> 12dB
Transmit
not applicable
> 12dB
2.2.1
Antenna Interface Specifications
For approval reasons it is mandatory to connect/apply the Rx diversity antenna to an existing
antenna. Not connecting/applying the Rx diversity antenna does not necessarily impact the
performance, but may result in approval failures. The minimum antenna efficiency should be
better than 50%.
Table 11: RF Antenna interface UMTS/LTE (at operating temperature range1)
Parameter
LTE connectivity
Conditions
Min.
Typical Max.
Unit
-103.5
dBm
-104.5
dBm
LTE AWS Band 4 (ch. band- -100
width 10MHz)
-103
dBm
LTE 1900 Band 2 (ch. band- -98
width 10MHz)
-102.5
dBm
Band 2, 4, 5,12
Receiver Input Sensitivity @ LTE 700 Band 12 (ch. band- -97
width 5MHz)
ARP (Dual Antenna; ch.
bandwidth 5MHz)
LTE 850 Band 5 (ch. band- -98
width 10MHz)
1. By delivery default the UMTS/LTE Rx diversity antenna is configured as available for the module since
its usage is mandatory for LTE. Please refer to [1] for details on how to configure antenna settings.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 49 of 113
2.2 RF Antenna Interface
59
Table 11: RF Antenna interface UMTS/LTE (at operating temperature range1)
Parameter
Conditions
RF Power @ ARP with 50Ω
Load
(Board temperature < 85°C,
BW:5MHz RB:25 (DL),
1 (UL) QPSK)
Min.
Typical Max.
Unit
LTE 700 Band 12 (ch. band- +21
width 5MHz; 1RB, position
low)
+23
dBm
LTE 850 Band 5 (ch. bandwidth 5MHz; 1RB, position
low)
+21
+23
dBm
LTE AWS Band 4 (ch. band- +21
width 5MHz; 1RB, position
low)
+23
dBm
LTE 1900 Band 2 (ch. band- +21
width 5MHz; 1RB, position
low)
+23
dBm
UMTS/HSPA connectivity2
Band II, IV, V
Receiver Input Sensitivity @
ARP
UMTS 850 Band V
-104.7
-110
dBm
UMTS AWS Band IV
-106.7
-108.5
dBm
UMTS 1900 Band II
-104.7
-110
dBm
UMTS 850 Band V
+21
+23.5
dBm
UMTS AWS Band IV
+21
+23.5
dBm
UMTS 1900 Band II
+21
+23.5
dBm
RF Power @ ARP with 50Ω
Load
(Board temperature < 85°C)
1. No active power reduction is implemented - any deviations are hardware related.
2. Applies also to UMTS/LTE Rx diversity antenna.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 50 of 113
2.2 RF Antenna Interface
59
2.2.2
Antenna Installation
The antenna is connected by soldering the antenna pad (ANT_MAIN or ANT_DRX) and its
neighboring ground pads (GND) directly to the application’s PCB. The antenna pads are the
antenna reference points (ARP) for ELS61-USA. All RF data specified throughout this document is related to the ARP.
240
GND
ANT_DRX
GND
ANT_MAIN
GND
239
238
237
236
235
234
233
232
231
230
229
228
227
226
225
224
223
241
222
242
221
53
33
54
32
250
55
100
101
102
103
104
105
249
106
31
56
251
93
94
95
96
97
98
30
248
99
57
58
29
89
90
91
92
85
86
87
88
26
60
61
28
28
27
59
81
82
83
84
25
24
62
63
252
74
75
76
77
78
79
80
247
245
67
68
69
70
71
72
73
246
23
22
64
65
21
66
20
243
220
219
244
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
Figure 26: Antenna pads (bottom view)
The distance between the antenna pad and its neighboring GND pads has been optimized for
best possible impedance. To prevent mismatch, special attention should be paid to these pads
on the application‘s PCB.
The wiring of the antenna connection, starting from the antenna pad to the application‘s antenna should result in a 50Ω line impedance. Line width and distance to the GND plane needs to
be optimized with regard to the PCB’s layer stack. Some examples are given in Section 2.2.3.
To prevent receiver desensitization due to interferences generated by fast transients like high
speed clocks on the external application PCB, it is recommended to realize the antenna connection line using embedded Stripline rather than Micro-Stripline technology. Please see Section 2.2.3.1 for examples of how to design the antenna connection in order to achieve the
required 50Ω line impedance.
For type approval purposes, the use of a 50Ω coaxial antenna connector (U.FL-R-SMT) might
be necessary. In this case the U.FL-R-SMT connector should be placed as close as possible
to ELS61-USA‘s antenna pad.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 51 of 113
2.2 RF Antenna Interface
59
2.2.3
2.2.3.1
RF Line Routing Design
Line Arrangement Examples
Several dedicated tools are available to calculate line arrangements for specific applications
and PCB materials - for example from http://www.polarinstruments.com/ (commercial software)
or from http://web.awrcorp.com/Usa/Products/Optional-Products/TX-Line/ (free software).
Embedded Stripline
This figure below shows a line arrangement example for embedded stripline with 65µm FR4
prepreg (type: 1080) and 710µm FR4 core (4-layer PCB).
Figure 27: Embedded Stripline with 65µm prepreg (1080) and 710µm core

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 52 of 113
2.2 RF Antenna Interface
59
Micro-Stripline
This section gives two line arrangement examples for micro-stripline.
•
Micro-Stripline on 1.0mm Standard FR4 2-Layer PCB
The following two figures show examples with different values for D1 (ground strip separation).
Application board
Ground line
Antenna line
Ground line
Figure 28: Micro-Stripline on 1.0mm standard FR4 2-layer PCB - example 1

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 53 of 113
2.2 RF Antenna Interface
59
Application board
Ground line
Antenna line
Ground line
Figure 29: Micro-Stripline on 1.0mm Standard FR4 PCB - example 2

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 54 of 113
2.2 RF Antenna Interface
59
•
Micro-Stripline on 1.5mm Standard FR4 2-Layer PCB
The following two figures show examples with different values for D1 (ground strip separation).
Application board
Ground line
Antenna line
Ground line
Figure 30: Micro-Stripline on 1.5mm Standard FR4 PCB - example 1

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 55 of 113
2.2 RF Antenna Interface
59
Application board
Ground line
Antenna line
Ground line
Figure 31: Micro-Stripline on 1.5mm Standard FR4 PCB - example 2

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 56 of 113
2.2 RF Antenna Interface
59
2.2.3.2
Routing Example
Interface to RF Connector
Figure 32 shows the connection of the module‘s antenna pad with an application PCB‘s coaxial
antenna connector. Please note that the ELS61-USA bottom plane appears mirrored, since it
is viewed from ELS61-USA top side. By definition the top of customer's board shall mate with
the bottom of the ELS61-USA module.
Figure 32: Routing to application‘s RF connector - top view

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 57 of 113
2.3 Sample Application
59
2.3
Sample Application
Figure 33 shows a typical example of how to integrate a ELS61-USA module with an application. Usage of the various host interfaces depends on the desired features of the application.
Because of the very low power consumption design, current flowing from any other source into
the module circuit must be avoided, for example reverse current from high state external control
lines. Therefore, the controlling application must be designed to prevent reverse current flow.
Otherwise there is the risk of undefined states of the module during startup and shutdown or
even of damaging the module.
Because of the high RF field density inside the module, it cannot be guaranteed that no self
interference might occur, depending on frequency and the applications grounding concept. The
potential interferers may be minimized by placing small capacitors (47pF) at suspected lines
(e.g. RXD0, VDDLP, and ON).
While developing SMT applications it is strongly recommended to provide test points
for certain signals, i.e., lines to and from the module - for debug and/or test purposes.
The SMT application should allow for an easy access to these signals. For details on
how to implement test points see [3].
The EMC measures are best practice recommendations. In fact, an adequate EMC strategy for
an individual application is very much determined by the overall layout and, especially, the position of components.
Depending on the micro controller used by an external application ELS61-USA‘s digital input
and output lines may require level conversion. Section 2.3.1 shows a possible sample level
conversion circuit.
Note: ELS61-USA is not intended for use with cables longer than 3m.
Disclaimer
No warranty, either stated or implied, is provided on the sample schematic diagram shown in
Figure 33 and the information detailed in this section. As functionality and compliance with national regulations depend to a great amount on the used electronic components and the individual application layout manufacturers are required to ensure adequate design and operating
safeguards for their products using ELS61-USA modules.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 58 of 113
2.3 Sample Application
59
Main antenna
GND
VDDLP
ANT_MAIN
For switch on circuit see Section 3.2.1
GND
ON
EMERG_RST
ANT_DRX
GND
100k
RESET
Diversity antenna
GND
VDDLP
V180
PWR_IND
BATT+RF
VCORE
22k
BATT+BB
150µF,
Low ESR!
53
33pF
BEAD*
204
Power supply
100k
150µF,
Low ESR!
4.7k
ELS6x
100k
Blocking**
Blocking**
BEAD*: It is recommended to
add the BEAD as shown to the
BATT+BB line. The purpose of
this is to mitigate noise from
baseband power supply.
GPIO20...GPIO23/
DAI
Note 1: BLM15PD121SN1D
MURATA Ind Chip Bead
(120Ohm 25% 100MHz Ferrite
1.3A) is recommended in this
case. For details please visit
www.murata.com.
GPIO16...GPIO19/
ASC1/
SPI
ASC0 (including GPIO1...GPIO3 for
DSR0, DTR0, DCD0 and GPIO24 for
RING0)/ SPI_CLK (for DSR0)
Note 2: The Bead should be
placed as close as possible to
the module.
GPIO4 (FST_SHDN)
GPIO5 (Status LED)
GPIO6 (PWM)
GPIO7 (PWM)
GPIO8 (COUNTER)
GPIO11...GPIO15
USB
* add optional10pF for SIM protection
against RF (internal Antenna)
LED
Blocking**
Blocking**
33pF
V180
*10pF
*10pF
CCIN
CCVCC
CCIO
SIM
V180
1nF
CCCLK
2.2k***
220nF
2.2k***
CCRST
I2CCLK
All SIM components should be
close to card holder. Keep SIM
wires low capacitive.
I2CDAT
GND
*** I2C interface of the module already
has internal 1KOhm pull up resistor to
V180 inside the module. Please take
this into consideration during
application design.
Blocking** = For more details see Section 3.7
Figure 33: Schematic diagram of ELS61-USA sample application

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 59 of 113
2.3 Sample Application
59
2.3.1
Sample Level Conversion Circuit
Depending on the micro controller used by an external application ELS61-USA‘s digital input
and output lines (i.e., ASC0, ASC1 and GPIO lines) may require level conversion. The following
Figure 34 shows a sample circuit with recommended level shifters for an external application‘s
micro controller (with VLOGIC between 3.0V...3.6V). The level shifters can be used for digital
input and output lines with VOHmax=1.85V or VIHmax =1.85V.
External application
VLOGIC
(3.0V...3.6V)
Wireless module
VCC
Input lines,
e.g., µRXD, µCTS
Micro controller
Low level input
Low level input
Low level input
Digital output lines,
e.g., RXDx, CTSx
E.g.,
74VHC1GT50
V180 (1.8V)
VCC
Digital input lines,
e.g., TXDx, RTSx
Output lines,
e.g., µTXD, µRTS
5V tolerarant
5V tolerarant
5V tolerant
E.g.,
NC7WZ16
74LVC2G34
Figure 34: Sample level conversion circuit

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 60 of 113
3 Operating Characteristics
83
Operating Characteristics
3.1
Operating Modes
The table below briefly summarizes the various operating modes referred to throughout the
document.
Table 12: Overview of operating modes
Mode
Function
Normal
UMTS / HSPA /
operation LTE SLEEP
Power saving set automatically when no call is in progress and the USB
connection is suspended by host or not present and no active communication via ASC0.
UMTS / HSPA /
LTE IDLE
Power saving disabled or an USB connection not suspended, but no
call in progress.
UMTS TALK/
UMTS DATA
UMTS data transfer in progress. Power consumption depends on network settings (e.g. TPC Pattern) and data transfer rate.
HSPA DATA
HSPA data transfer in progress. Power consumption depends on network settings (e.g. TPC Pattern) and data transfer rate.
LTE DATA
LTE data transfer in progress. Power consumption depends on network
settings (e.g. TPC Pattern) and data transfer rate.
Power
Down
Normal shutdown after sending the power down command. Only a voltage regulator is
active for powering the RTC. Software is not active. Interfaces are not accessible. Operating voltage remains applied.
Airplane
mode
Airplane mode shuts down the radio part of the module, causes the module to log off from
the network and disables all AT commands whose execution requires a radio connection.
Airplane mode can be controlled by AT command (see [1]).
Alarm
mode
Restricted operation launched by RTC alert function when the module is in Power Down
mode. In Alarm mode, the module remains deregistered from the network. Limited number
of AT commands is accessible.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 61 of 113
3.2 Power Up/Power Down Scenarios
83
3.2
Power Up/Power Down Scenarios
In general, be sure not to turn on ELS61-USA while it is beyond the safety limits of voltage and
temperature stated in Section 2.1.2.1. ELS61-USA immediately switches off after having started and detected these inappropriate conditions. In extreme cases this can cause permanent
damage to the module.
3.2.1
Turn on ELS61-USA
ELS61-USA can be turned on as described in the following sections:
• Connecting the operating voltage BATT+ (see Section 3.2.1.1).
• Hardware driven switch on by ON line: Starts Normal mode (see Section 3.2.1.2).
After startup or restart, the module will send the URC ^SYSSTART that notifies the host application that the first AT command can be sent to the module (see also [1]).
3.2.1.1
Connecting ELS61-USA BATT+ Lines
Figure 35 shows sample external application circuits that allow to connect (and also to temporarily disconnect) the module‘s BATT+ lines from the external application‘s power supply.
Figure 35 illustrates the application of power employing an externally controlled microcontroller. The voltage supervisory circuit ensures that the power is disconnected and applied again
depending on given thresholds.
The transistor T2 mentioned in Figure 35 should have an RDS_ON value < 50mΩ in order to minimize voltage drops.
Such circuits could be useful to maximize power savings for battery driven applications or to
completely switch off and restart the module after a firmware update.
After connecting the BATT+ lines the module can then be (re-)started as described in Section
3.2.1.2 and Section 3.2.2.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 62 of 113
3.2 Power Up/Power Down Scenarios
83
IRML6401
3.8V
47µF,X5R
47µF,X5R
47µF,X5R
47µF,X5R
C3
C4
C5
VBATT
Module
10k
R6
C2
100nF
R1
100k
C1
T2
C6
47µF,X5R
VBATT_IN
µcontroller
R2
100k
Place C2-C5 close to module
BC847
R3
100k
ENABLE
T1
Figure 35: Sample circuit for applying power using an external µC

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 63 of 113
3.2 Power Up/Power Down Scenarios
83
3.2.1.2
Switch on ELS61-USA Using ON Signal
After the operating voltage BATT+ is applied, ELS61-USA can be switched on by means of the
ON signal.
The ON signal is an edge triggered signal and allows the input voltage level up to 5V. The module starts into normal mode on detecting the rising edge of the ON signal. The rising edge of
ON signal must be applied at least 100 milliseconds later than BATT+. See Figure 37.
The following Figure 36 shows recommendations for possible switch-on circuits.
1k
VDDLP
Option 1
Option 2
R1
RTC backup
R2
ON
Figure 36: ON circuit options
It is recommended to set a serial 1kOhm resistor between the ON circuit and the external capacitor or battery at the VDDLP power supply (i.e., RTC backup circuit). This serial resistor protection is necessary in case the capacitor or battery has low power (is empty).With Option 2 the
typical resistor values are: R1 = 150k and R2 = 3k. But the resistor values depend on the current gain from the employed PNP resistor.
Please note that the ON signal is an edge triggered signal. This implies that a micro-second
high pulse on the signal line suffices to almost immediately switch on the module, as shown in
Figure 37. After module startup the ON signal should always be set to low to prevent possible
back powering at this pad.1
1. Please take due discretion when designing the filtering circuit, especially ESD, which may cause unintended switch on.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 64 of 113
3.2 Power Up/Power Down Scenarios
83
>100ms
BATT+
VDDLP
ON
Rising edge only starts up the module
VCORE
V180
EMERG_RST
Figure 37: ON timing
3.2.1.3
Automatic Power On
If an automatic power on function is required for module application, circuit shown in either
Figure 38 or Figure 39 is recommended.
VDDLP
R1
10KOhm
Voltage Detector*
R2
BATT+BB
VCC
RESET
ON
0Ohm
100nF
Not Assembled
GND
GND
* It is recommended to apply the 3-pin microprocessor reset
monitor MAX803SQ293T1G or MAX803SQ293D3T1G
manufactured by ON Semiconductor.
Details please refer to www.onsemi.com
GND
Figure 38: Automatic ON circuit based on voltage detector - option 1

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 65 of 113
3.2 Power Up/Power Down Scenarios
83
VDDLP
0.1μF
BATT+BB
Input
R1
Voltage Detector*
10KOhm
5 CD
GND
ON
RESET
Output
GND
* It is recommended to apply the ultra-low current voltage
detector NCP303LSN28T1 manufactured by ON Semiconductor.
Details please refer to www.onsemi.com
GND
Figure 39: Automatic ON circuit based on voltage detector - option 2
3.2.2
Restart ELS61-USA
After startup ELS61-USA can be re-started as described in the following sections:
• Software controlled reset by AT+CFUN command: Starts Normal mode (see Section
3.2.2.1).
• Hardware controlled reset by EMERG_RST line: Starts Normal mode (see Section 3.2.2.2).
3.2.2.1
Restart ELS61-USA via AT+CFUN Command
To reset and restart the ELS61-USA module use the command AT+CFUN. See [1] for details.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 66 of 113
3.2 Power Up/Power Down Scenarios
83
3.2.2.2
Restart ELS61-USA Using EMERG_RST
The EMERG_RST signal is internally connected to the main module processor. A low level for
more than 10ms sets the processor and with it all the other signal pads to their respective reset
state. The reset state is described in Section 3.2.3 as well as in the figures showing the startup
behavior of an interface.
After releasing the EMERG-RST line, i.e., with a change of the signal level from low to high,
the module restarts. The other signals continue from their reset state as if the module was
switched on by the ON signal.
Ignition
System
started
Reset
state
System
started again
BATT+
VDDLP
ON
VCORE
V180
EMERG_RST
>10ms
Figure 40: Emergency restart timing
It is recommended to control this EMERG_RST line with an open collector transistor or an open
drain field-effect transistor.
Caution: Use the EMERG_RST line only when, due to serious problems, the software is not
responding for more than 5 seconds. Pulling the EMERG_RST line causes the loss of all information stored in the volatile memory. Therefore, this procedure is intended only for use in case
of emergency, e.g. if ELS61-USA does not respond, if reset or shutdown via AT command fails.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 67 of 113
3.2 Power Up/Power Down Scenarios
83
3.2.3
Signal States after Startup
Table 13 lists the states each interface signal passes through during reset phase and the first
firmware initialization. For further firmware startup initializations the values may differ because
of different GPIO line configurations.
The reset state is reached with the rising edge of the EMERG_RST signal - either after a normal
module startup (see Section 3.2.1.2) or after a reset (see Section 3.2.2.2). After the reset state
has been reached the firmware initialization state begins. The firmware initialization is completed as soon as the ASC0 interface lines CTS0, DSR0 and RING0 as well as the ASC1 interface
line CTS1 have turned low (see Section 2.1.4 and Section 2.1.5). Now, the module is ready to
receive and transmit data.
Table 13: Signal states
Signal name
CCIO
CCRST
CCCLK
CCIN
RXD0
TXD0
CTS0
RTS0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO11-GPIO15
GPIO16
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
GPIO22
GPIO23
GPIO24
I2CCLK
I2CDAT
Reset state
T / 100k PD
T / PU
T / PD
T / PU
T / PU
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PU
T / PU
First start up configuration
O/L
O/L
O/L
I / PD
O/H
O/H
I / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
T / PD
OD / PU
OD / PU
Abbreviations used in above Table 13:
L = Low level
H = High level
T = Tristate
I = Input

O = Output
OD = Open Drain
PD = Pull down, 200µA at 1.9V
PU = Pull up, -240µA at 0V
els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 68 of 113
3.2 Power Up/Power Down Scenarios
83
3.2.4
Turn off ELS61-USA
To switch the module off the following procedures may be used:
• Software controlled shutdown procedure: Software controlled by sending an AT command
over the serial application interface. See Section 3.2.4.1.
• Hardware controlled shutdown procedure: Hardware controlled by disconnecting the module‘s power supply lines BATT+ (see Section 3.2.1.1).
• Automatic shutdown (software controlled): See Section 3.2.5
- Takes effect if ELS61-USA board temperature or voltage levels exceed a critical limit.
3.2.4.1
Switch off ELS61-USA Using AT Command
The best and safest approach to powering down ELS61-USA is to issue the appropriate AT
command. This procedure lets ELS61-USA log off from the network and allows the software to
enter into a secure state and safe data before disconnecting the power supply. The mode is
referred to as Power Down mode. In this mode, only the RTC stays active. After sending the
switch off command AT^SMSO, be sure not to enter any further AT commands until the module
was restarted.
CAUTION: Be sure not to disconnect the operating voltage VBATT+ before V180 pad has gone
low. Otherwise you run the risk of losing data, or in some rare cases even to render the module
inoperable.
To monitor the V180 line, it is recommended to implement a power indication circuit as described in Section 2.1.14.2.
While ELS61-USA is in Power Down mode the application interface is switched off and must
not be fed from any other voltage source. Therefore, your application must be designed to
avoid any current flow into any digital pads of the application interface.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 69 of 113
3.2 Power Up/Power Down Scenarios
83
AT^SMSO
System power down procedure
Power down
BATT+
VDDLP
ON
VCORE
V180
EMERG_RST
Figure 41: Switch off behavior

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 70 of 113
3.2 Power Up/Power Down Scenarios
83
3.2.5
Automatic Shutdown
Automatic shutdown takes effect if the following event occurs:
• ELS61-USA board is exceeding the critical limits of overtemperature or undertemperature
(see Section 3.2.5.1)
• Undervoltage or overvoltage is detected (see Section 3.2.5.2 and Section 3.2.5.3)
The automatic shutdown procedure is equivalent to the power-down initiated with an AT command, i.e. ELS61-USA logs off from the network and the software enters a secure state avoiding loss of data.
3.2.5.1
Thermal Shutdown
The board temperature is constantly monitored by an internal NTC resistor located on the PCB.
The values detected by the NTC resistor are measured directly on the board and therefore, are
not fully identical with the ambient temperature.
Each time the board temperature goes out of range or back to normal, ELS61-USA instantly
displays an alert (if enabled).
• URCs indicating the level "1" or "-1" allow the user to take appropriate precautions, such as
protecting the module from exposure to extreme conditions. The presentation of the URCs
depends on the settings selected with the AT^SCTM write command (for details see [1]):
AT^SCTM=1: Presentation of URCs is always enabled.
AT^SCTM=0 (default): Presentation of URCs is enabled during the 2 minute guard period
after start-up of ELS61-USA. After expiry of the 2 minute guard period, the presentation of
URCs will be disabled, i.e. no URCs with alert levels "1" or ''-1" will be generated.
• URCs indicating the level "2" or "-2" are instantly followed by an orderly shutdown. The presentation of these URCs is always enabled, i.e. they will be output even though the factory
setting AT^SCTM=0 was never changed.
The maximum temperature ratings are stated in Section 3.5. Refer to Table 14 for the associated URCs.
Table 14: Temperature dependent behavior
Sending temperature alert (2min after ELS61-USA start-up, otherwise only if URC presentation
enabled)
^SCTM_B: 1
Board close to overtemperature limit.
^SCTM_B: -1
Board close to undertemperature limit.
^SCTM_B: 0
Board back to non-critical temperature range.
Automatic shutdown (URC appears no matter whether or not presentation was enabled)
^SCTM_B: 2
Alert: Board equal or beyond overtemperature limit. ELS61-USA switches off.
^SCTM_B: -2
Alert: Board equal or below undertemperature limit. ELS61-USA switches off.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 71 of 113
3.2 Power Up/Power Down Scenarios
83
3.2.5.2
Undervoltage Shutdown
The undervoltage shutdown threshold is the specified minimum supply voltage VBATT+ given in
Table 2. When the average supply voltage measured by ELS61-USA approaches the undervoltage shutdown threshold (i.e., 0.05V offset) the module will send the following URC:
^SBC: Undervoltage Warning
The undervoltage warning is sent only once - until the next time the module is close to the undervoltage shutdown threshold.
If the voltage continues to drop below the specified undervoltage shutdown threshold, the module will send the following URC:
^SBC: Undervoltage Shutdown
This alert is sent only once before the module shuts down cleanly without sending any further
messages.
This type of URC does not need to be activated by the user. It will be output automatically when
fault conditions occur.
Note: For battery powered applications it is strongly recommended to implement a BATT+ connecting circuit as described in Section 3.2.1.1 in order to not only be able save power, but also
to restart the module after an undervoltage shutdown where the battery is deeply discharged.
Also note that the undervoltage threshold is calculated for max. 400mV voltage drops during
transmit burst. Power supply sources for external applications should be designed to tolerate
400mV voltage drops without crossing the lower limit of 3.0 V. For external applications operating at the limit of the allowed tolerance the default undervoltage threshold may be adapted
by subtracting an offset. For details see [1]: AT^SCFG= "MEShutdown/sVsup/threshold".
3.2.5.3
Overvoltage Shutdown
The overvoltage shutdown threshold is the specified maximum supply voltage VBATT+ given in
Table 2. When the average supply voltage measured by ELS61-USA approaches the overvoltage shutdown threshold (i.e., 0.05V offset) the module will send the following URC:
^SBC: Overvoltage Warning
The overvoltage warning is sent only once - until the next time the module is close to the overvoltage shutdown threshold.
If the voltage continues to rise above the specified overvoltage shutdown threshold, the module
will send the following URC:
^SBC: Overvoltage Shutdown
This alert is sent only once before the module shuts down cleanly without sending any further
messages.
This type of URC does not need to be activated by the user. It will be output automatically when
fault conditions occur.
Keep in mind that several ELS61-USA components are directly linked to BATT+ and, therefore,
the supply voltage remains applied at major parts of ELS61-USA. Especially the power amplifier linked to BATT+RF is very sensitive to high voltage and might even be destroyed.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 72 of 113
3.3 Power Saving
83
3.3
Power Saving
ELS61-USA can be configured to control power consumption:
•
Using the AT command AT^SPOW it is possible to specify a so-called power saving mode
for the module ( = 2; for details on the command see [1]). The module‘s UART interfaces (ASC0 and ASC1) are then deactivated and will only periodically be activated to be
able to listen to network paging messages as described in Section 3.3.1 and Section 3.3.2.
See Section 3.3.3 for a description on how to immediately wake up ELS61-USA again using
RTS0.
Please note that the AT^SPOW setting has no effect on the USB interface. As long as the
USB connection is active, the module will not change into its SLEEP state to reduce its functionality to a minimum and thus minimizing its current consumption. To enable switching
into SLEEP mode, the USB connection must therefore either not be present at all or the
USB host must bring its USB interface into Suspend state. Also, VUSB_IN should always
be kept enabled for this functionality. See “Universal Serial Bus Specification Revision 2.0”1
for a description of the Suspend state.
3.3.1
Power Saving while Attached to WCDMA Networks
The power saving possibilities while attached to a WCDMA network depend on the paging timing cycle of the base station.
During normal WCDMA operation, i.e., the module is connected to a WCDMA network, the
duration of a power saving period varies. It may be calculated using the following formula:
t = 2DRX value * 10 ms (WCDMA frame duration).
DRX (Discontinuous Reception) in WCDMA networks is a value between 6 and 9, thus resulting in power saving intervals between 0.64 and 5.12 seconds. The DRX value of the base station is assigned by the WCDMA network operator.
In the pauses between listening to paging messages, the module resumes power saving, as
shown in Figure 42.
Figure 42: Power saving and paging in WCDMA networks
The varying pauses explain the different potential for power saving. The longer the pause the
less power is consumed.
1. The specification is ready for download on http://www.usb.org/developers/docs/

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 73 of 113
3.3 Power Saving
83
Generally, power saving depends on the module’s application scenario and may differ from the
above mentioned normal operation. The power saving interval may be shorter than 0.64 seconds or longer than 5.12 seconds.
3.3.2
Power Saving while Attached to LTE Networks
The power saving possibilities while attached to an LTE network depend on the paging timing
cycle of the base station.
During normal LTE operation, i.e., the module is connected to an LTE network, the duration of
a power saving period varies. It may be calculated using the following formula:
t = DRX Cycle Value * 10 ms
DRX cycle value in LTE networks is any of the four values: 32, 64, 128 and 256, thus resulting
in power saving intervals between 0.32 and 2.56 seconds. The DRX cycle value of the base
station is assigned by the LTE network operator.
In the pauses between listening to paging messages, the module resumes power saving, as
shown in Figure 43.
Figure 43: Power saving and paging in LTE networks
The varying pauses explain the different potential for power saving. The longer the pause the
less power is consumed.
Generally, power saving depends on the module’s application scenario and may differ from the
above mentioned normal operation. The power saving interval may be shorter than 0.32 seconds or longer than 2.56 seconds.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 74 of 113
3.3 Power Saving
83
3.3.3
Wake-up via RTS0
RTS0 can be used to wake up ELS61-USA from SLEEP mode configured with AT^SPOW.
Assertion of RTS0 (i.e., toggle from inactive high to active low) serves as wake up event, thus
allowing an external application to almost immediately terminate power saving. After RTS0
assertion, the CTS0 line signals module wake up, i.e., readiness of the AT command interface.
It is therefore recommended to enable RTS/CTS flow control (default setting).
Figure 44 shows the described RTS0 wake up mechanism.
RTS0
CTS0
TXD0
RXD0
R T S a s s e r t io n ( f a llin g e d g e )
W a k e u p fro m S L E E P m o d e
R TS back
R e tu rn to S L E E P m o d e
A T com m and
R e p ly
URC
Figure 44: Wake-up via RTS0

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 75 of 113
3.4 Power Supply
83
3.4
Power Supply
ELS61-USA needs to be connected to a power supply at the SMT application interface - 2 lines
BATT+, and GND. There are two separate voltage domains for BATT+:
• BATT+BB with a line mainly for the baseband power supply.
• BATT+RF with a line for the UMTS/LTE power amplifier supply.
Please note that throughout the document BATT+ refers to both voltage domains and power
supply lines - BATT+BB and BATT+RF.
The power supply of ELS61-USA has to be a single voltage source at BATT+BB and BATT+RF.
It must be able to provide the peak current during the uplink transmission.
All the key functions for supplying power to the device are handled by the power management
section of the analog controller. This IC provides the following features:
•
•
•
Stabilizes the supply voltages for the baseband using low drop linear voltage regulators and
a DC-DC step down switching regulator.
Switches the module's power voltages for the power-up and -down procedures.
SIM switch to provide SIM power supply.
3.4.1
Power Supply Ratings
Table 15 and Table 16 assemble various voltage supply and current consumption ratings of the
module.
Table 15: Voltage supply ratings
BATT+
Description
Conditions
Min Typ Max Unit
Supply voltage
Directly measured at Module. Voltage
must stay within the min/max values,
including voltage drop, ripple, spikes.
3.0
Maximum allowed Normal condition, power control level
voltage drop
for Pout max
during transmit
burst
Voltage ripple

Normal condition, power control level
for Pout max
@ f <= 250 kHz
@ f > 250 kHz
els61-usa_hid_v01.040a
Confidential / Preliminary
4.5
400
mV
120
90
mVpp
mVpp
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 76 of 113
3.4 Power Supply
83
Table 16: Current consumption ratings
Description
IVDDLP @ 1.8V OFF State supply
current
OFF State supply
IBATT+1
current
(i.e., sum of
BATT+BB and Average UMTS
supply current
BATT+RF)
Data transfer @
maximum Pout
Conditions
Typical rating Unit
RTC backup @ BATT+ = 0V
0.1
µA
Power Down
84
µA
USB disconnected
1.9
mA
USB suspended
1.9
mA
USB disconnected
1.9
mA
USB suspended
1.9.
mA
USB disconnected
2.6
mA
USB suspended
2.5
mA
14
mA
33
mA
640
650
405
640
650
405
615
615
385
mA
mA
mA
mA
mA
mA
mA
mA
mA
SLEEP2 @ DRX=9
(UART deactivated)
SLEEP @ DRX=8
(UART deactivated)
SLEEP @ DRX=6
(UART deactivated)
IDLE @ DRX=6
USB disconnected
(UART active, but no
USB active
communication)
UMTS Data transfer Band II
UMTS Data transfer Band IV
UMTS Data transfer Band V
HSPA Data transfer Band II
HSPA Data transfer Band IV
HSPA Data transfer Band V
Voice call Band II
Voice call Band IV
Voice call Band V

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 77 of 113
3.4 Power Supply
83
Table 16: Current consumption ratings
Description
IBATT+1
Conditions
Average LTE sup- SLEEP2 @ “Paging
ply current
Occasions“ = 256
(i.e., sum of
BATT+BB and Data transfer @
BATT+RF)
maximum Pout
SLEEP @ “Paging
Occasions“ = 128
SLEEP @ “Paging
Occasions“ = 64
SLEEP @ “Paging
Occasions“ = 32
Typical rating Unit
USB disconnected
TBD.
mA
USB suspended
TBD.
mA
USB disconnected
TBD.
mA
USB suspended
TBD.
mA
USB disconnected
TBD.
mA
USB suspended
TBD.
mA
USB disconnected
TBD.
mA
USB suspended
TBD.
mA
17
mA
36
mA
705
725
540
670
TBD.
TBD.
TBD.
TBD.
mA
mA
mA
mA
mA
mA
mA
mA
IDLE @ DRX=6
USB disconnected
(UART active, but no
USB active
communication)
LTE Data transfer Band 2
LTE4 Data transfer Band 4
LTE4 Data transfer Band 5
LTE4 Data transfer Band 12
LTE4 Voice call Band 2
LTE4 Voice call Band 4
LTE4 Voice call Band 5
LTE4 Voice call Band 12
1. With an impedance of ZLOAD=50Ω at the antenna connector.Measured at 25°C at 3.8V - except for Power
Down ratings that were measured at 3.0V.
2. Measurements start 6 minutes after switching ON the module,
Averaging times:
SLEEP mode - 3 minutes, transfer modes - 1.5 minutes
Communication tester settings: no neighbour cells, no cell reselection etc., RMC (reference measurement
channel). Note that SLEEP mode is enabled via AT command AT^SPOW=2, 1000, 3
3. The power save mode is disabled via AT command AT^SCFG=”MEopMode/PwrSave”, “disabled”.
4. Communication tester settings:
Channel Bandwidth: 5MHz
Number of Resource Blocks: 25 (DL), 1 (UL)
Modulation: QPSK

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 78 of 113
3.4 Power Supply
83
3.4.2
Measuring the Supply Voltage (VBATT+)
To measure the supply voltage VBATT+ it is possible to define two reference points GND and
BATT+. GND should be the module’s shielding, while BATT+ should be a test pad on the external application the module is mounted on. The external BATT+ reference point has to be
connected to and positioned close to the SMT application interface’s BATT+ pads 53
(BATT+RF) or 204 (BATT+BB) as shown in Figure 45.
Reference point BATT+:
External test pad connected to
and positioned closely to BATT+
pad 53 or 204.
Reference point GND:
Module shielding
External application
Figure 45: Position of reference points BATT+ and GND
3.4.3
Monitoring Power Supply by AT Command
To monitor the supply voltage you can also use the AT^SBV command which returns the value
related to the reference points BATT+ and GND.
The module continuously measures the voltage at intervals depending on the operating mode
of the RF interface. The duration of measuring ranges from 0.5 seconds in TALK/DATA mode
to 50 seconds when ELS61-USA is in IDLE mode or Limited Service (deregistered). The displayed voltage (in mV) is averaged over the last measuring period before the AT^SBV command was executed.
If the measured voltage drops below or rises above the voltage shutdown thresholds, the module will send an "^SBC" URC and shut down (for details see Section 3.2.5).

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 79 of 113
3.5 Operating Temperatures
83
3.5
Operating Temperatures
Please note that the module’s lifetime, i.e., the MTTF (mean time to failure) may be reduced, if
operated outside the extended temperature range.
Table 17: Board temperature
Parameter
Normal operation
Min
Typ
Max
Unit
-30
+25
+85
°C
+90
°C
>+90
°C
Extended operation
-40
Automatic shutdown2
Temperature measured on ELS61-USA
board
<-40
---
1. Extended operation allows normal mode speech calls or data transmission for limited time until automatic
thermal shutdown takes effect. Within the extended temperature range (outside the normal operating
temperature range) the specified electrical characteristics may be in- or decreased.
2. Due to temperature measurement uncertainty, a tolerance of ±3°C on the thresholds may occur.
See also Section 3.2.5 for information about the NTC for on-board temperature measurement,
automatic thermal shutdown and alert messages.
Note: Within the specified operating temperature ranges the board temperature may vary to a
great extent depending on operating mode, used frequency band, radio output power and current supply voltage.
For more information regarding the module’s thermal behavior please refer to [4].

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 80 of 113
3.6 Electrostatic Discharge
83
3.6
Electrostatic Discharge
The module is not protected against Electrostatic Discharge (ESD) in general. Consequently,
it is subject to ESD handling precautions that typically apply to ESD sensitive components.
Proper ESD handling and packaging procedures must be applied throughout the processing,
handling and operation of any application that incorporates a ELS61-USA module.
An example for an enhanced ESD protection for the SIM interface is given in Section 2.1.6.1.
ELS61-USA has been tested according to group standard ETSI EN 301 489-1 (see Table 25) and
test standard EN 61000-4-2. Electrostatic values can be gathered from the following table.
Table 18: Electrostatic values
Specification/Requirements
Contact discharge
Air discharge
Antenna interfaces
±1kV
n.a.
Antenna interfaces with ESD protection (see Section 3.6.1)
±4kV
±8kV
BATT+
±4kV
±8kV
EN 61000-4-2
JEDEC JESD22-A114D (Human Body Model, Test conditions: 1.5 kΩ, 100 pF)
All other interfaces
±1kV
n.a.
Note: The values may vary with the individual application design. For example, it matters
whether or not the application platform is grounded over external devices like a computer or
other equipment, such as the Gemalto reference application described in Chapter 5.
3.6.1
ESD Protection for Antenna Interfaces
The following Figure 46 shows how to implement an external ESD protection for the RF antenna interfaces (ANT_MAIN and ANT_DRX) with either a T pad or PI pad attenuator circuit (for
RF line routing design see also Section 2.2.3).
Main/Diversity
Antenna
T pad attenuator circuit
ANT_MAIN/
ANT_DRX
(Pad 59/56)
18pF
22nH
18pF
PI pad attenuator circuit
ANT_MAIN/
ANT_DRX
(Pad 59/56)
18nH
Main/Diversity
Antenna
4.7pF
18nH
Figure 46: ESD protection for RF antenna interface
Recommended inductor types for the above sample circuits: Size 0402 SMD from Panasonic
ELJRF series (22nH and 18nH inductors) or Murata LQW15AN18NJ00 (18nH inductors only).

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 81 of 113
3.7 Blocking against RF on Interface Lines
83
3.7
Blocking against RF on Interface Lines
To reduce EMI issues there are serial resistors, or capacitors to GND, implemented on the
module for the ignition, emergency restart, and SIM interface lines (cp. Section 2.3). However,
all other signal lines have no EMI measures on the module and there are no blocking measures
at the module’s interface to an external application.
Dependent on the specific application design, it might be useful to implement further EMI measures on some signal lines at the interface between module and application. These measures
are described below.
There are five possible variants of EMI measures (A-E) that may be implemented between
module and external application depending on the signal line (see Figure 47 and Table 19). Pay
attention not to exceed the maximum input voltages and prevent voltage overshots if using inductive EMC measures.
The maximum value of the serial resistor should be lower than 1kΩ on the signal line. The maximum value of the capacitor should be lower than 50pF on the signal line. Please observe the
electrical specification of the module‘s SMT application interface and the external application‘s
interface.
SMT
Application
EMI measures A
SMT
Application
EMI measures B
GND
SMT
Application
EMI measures C
SMT
Application
EMI measures D
GND
SMT
Application
EMI measures E
GND
Figure 47: EMI circuits
Note: In case the application uses an internal RF antenna that is implemented close to the
ELS61-USA module, Gemalto strongly recommends sufficient EMI measures, e.g. of type B or
C, for each digital input or output.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 82 of 113
3.7 Blocking against RF on Interface Lines
83
The following table lists for each signal line at the module‘s SMT application interface the EMI
measures that may be implemented.
Table 19: EMI measures on the application interface
Signal name
EMI measures
CCIN
Remark
CCRST
CCIO
CCCLK
The external capacitor should be not higher
than 30pF. The value of the capacitor
depends on the external application.
RXD0
TXD0
CTS0
RTS0
GPIO1/DTR0
GPIO2/DCD0
GPIO3/DSR0/SPI_CLK
GPIO4/FST_SHDN
GPIO5/LED
GPIO6/PWM2
GPIO7/PWM1
GPIO8/COUNTER
GPIO11-GPIO15
GPIO16/RXD1/MOSI
GPIO17/TXD1/MISO
GPIO18/RTS1
GPIO19/CTS1/SPI_CS
GPIO20/DOUT
GPIO21/DIN
GPIO22/FSC
GPIO23/BCLK
GPIO24/RING0
I2CDAT
I2CCLK
V180
VCORE
BATT+RF (pad 53)
BATT+BB (pad 204)
VUSB
USB_DP
USB_DN

The rising signal edge is reduced with an
additional capacitor.
Measures required if BATT+RF is close to
internal RF antenna e.g., 39pF blocking capacitor to ground
It is not allowed to use any external ESD or
EMI components at this interface signal
lines.
els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 83 of 113
3.8 Reliability Characteristics
83
3.8
Reliability Characteristics
The test conditions stated below are an extract of the complete test specifications.
Table 20: Summary of reliability test conditions
Type of test
Conditions
Standard
Vibration
Frequency range: 10-20Hz; acceleration: 5g
Frequency range: 20-500Hz; acceleration: 20g
Duration: 20h per axis; 3 axes
DIN IEC 60068-2-61
Shock half-sinus
Acceleration: 500g
Shock duration: 1ms
1 shock per axis
6 positions (± x, y and z)
DIN IEC 60068-2-27
Dry heat
Temperature: +70 ±2°C
Test duration: 16h
Humidity in the test chamber: < 50%
EN 60068-2-2 Bb
ETS 300 019-2-7
Temperature
change (shock)
Low temperature: -40°C ±2°C
High temperature: +85°C ±2°C
Changeover time: < 30s (dual chamber system)
Test duration: 1h
Number of repetitions: 100
DIN IEC 60068-2-14 Na
Damp heat cyclic
High temperature: +55°C ±2°C
Low temperature: +25°C ±2°C
Humidity: 93% ±3%
Number of repetitions: 6
Test duration: 12h + 12h
DIN IEC 60068-2-30 Db
Temperature: -40 ±2°C
Test duration: 16h
DIN IEC 60068-2-1
Cold (constant
exposure)
ETS 300 019-2-7
ETS 300 019-2-5
1. For reliability tests in the frequency range 20-500Hz the Standard’s acceleration reference value was
increased to 20g.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 84 of 113
4 Mechanical Dimensions, Mounting and Packaging
98
Mechanical Dimensions, Mounting and Packaging
4.1
Mechanical Dimensions of ELS61-USA
Figure 48 shows the top and bottom view of ELS61-USA and provides an overview of the
board's mechanical dimensions. For further details see Figure 49.
Product label
Top view
Bottom view
Figure 48: ELS61-USA– top and bottom view

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 85 of 113
4.1 Mechanical Dimensions of ELS61-USA
98
Figure 49: Dimensions of ELS61-USA (all dimensions in mm)

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 86 of 113
4.2 Mounting ELS61-USA onto the Application Platform
98
4.2
Mounting ELS61-USA onto the Application Platform
This section describes how to mount ELS61-USA onto the PCBs, including land pattern and
stencil design, board-level characterization, soldering conditions, durability and mechanical
handling. For more information on issues related to SMT module integration see also [3].
Note: To avoid short circuits between signal tracks on an external application's PCB and various markings at the bottom side of the module, it is recommended not to route the signal tracks
on the top layer of an external PCB directly under the module, or at least to ensure that signal
track routes are sufficiently covered with solder resist.
4.2.1
4.2.1.1
SMT PCB Assembly
Land Pattern and Stencil
The land pattern and stencil design as shown below is based on Gemalto characterizations for
lead-free solder paste on a four-layer test PCB and a respectively 110 µm and 150 µm thick
stencil.
The land pattern given in Figure 50 reflects the module‘s pad layout, including signal pads and
ground pads (for pad assignment see Section 2.1.1).
Figure 50: Land pattern (top view)
The stencil design illustrated in Figure 51 and Figure 52 is recommended by Gemalto M2M as
a result of extensive tests with Gemalto M2M Daisy Chain modules.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 87 of 113
4.2 Mounting ELS61-USA onto the Application Platform
98
The central ground pads are primarily intended for stabilizing purposes, and may show some
more voids than the application interface pads at the module's rim. This is acceptable, since
they are electrically irrelevant.
Figure 51: Recommended design for 110µm thick stencil (top view)
Figure 52: Recommended design for 150µm thick stencil (top view)

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 88 of 113
4.2 Mounting ELS61-USA onto the Application Platform
98
4.2.1.2
Board Level Characterization
Board level characterization issues should also be taken into account if devising an SMT process.
Characterization tests should attempt to optimize the SMT process with regard to board level
reliability. This can be done by performing the following physical tests on sample boards: Peel
test, bend test, tensile pull test, drop shock test and temperature cycling. Sample surface
mount checks are described in [3].
It is recommended to characterize land patterns before an actual PCB production, taking individual processes, materials, equipment, stencil design, and reflow profile into account. For land
and stencil pattern design recommendations see also Section 4.2.1.1. Optimizing the solder
stencil pattern design and print process is necessary to ensure print uniformity, to decrease solder voids, and to increase board level reliability.
Daisy chain modules for SMT characterization are available on request. For details refer to [3].
Generally, solder paste manufacturer recommendations for screen printing process parameters and reflow profile conditions should be followed. Maximum ratings are described in Section
4.2.3.
4.2.2
Moisture Sensitivity Level
ELS61-USA comprises components that are susceptible to damage induced by absorbed
moisture.
Gemalto M2M’s ELS61-USA module complies with the latest revision of the IPC/JEDEC JSTD-020 Standard for moisture sensitive surface mount devices and is classified as MSL 4.
For additional moisture sensitivity level (MSL) related information see Section 4.2.4 and Section 4.3.2.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 89 of 113
4.2 Mounting ELS61-USA onto the Application Platform
98
4.2.3
Soldering Conditions and Temperature
4.2.3.1
Reflow Profile
tP
TP
TL
tL
TSmax
Temperature
TSmin
tS
Preheat
t to maximum
Time
Figure 53: Reflow Profile

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 90 of 113
4.2 Mounting ELS61-USA onto the Application Platform
98
Table 21: Reflow temperature ratings1
Profile Feature
Pb-Free Assembly
Preheat & Soak
Temperature Minimum (TSmin)
Temperature Maximum (TSmax)
Time (tSmin to tSmax) (tS)
150°C
200°C
60-120 seconds
Average ramp up rate (TL to TP)
3K/second max. 2
Liquidous temperature (TL)
Time at liquidous (tL)
217°C
50-90 seconds
Peak package body temperature (TP)
245°C +0/-5°C
Time (tP) within 5 °C of the peak package body temperature (TP)
30 seconds max.
Average ramp-down rate
3 K/second max. 2
Time 25°C to maximum temperature
8 minutes max.
1. Please note that the reflow profile features and ratings listed above are based on the joint industry standard
IPC/JEDEC J-STD-020D.1, and are as such meant as a general guideline. For more information on reflow
profiles and their optimization please refer to [3].
2. Temperatures measured on shielding at each corner. See also [3].
Module
Temperature sensors (1-4)
4.2.3.2
Maximum Temperature and Duration
The following limits are recommended for the SMT board-level soldering process to attach the
module:
• A maximum module temperature of 245°C. This specifies the temperature as measured at
the module’s top side.
• A maximum duration of 30 seconds at this temperature.
Please note that while the solder paste manufacturers' recommendations for best temperature
and duration for solder reflow should generally be followed, the limits listed above must not be
exceeded.
ELS61-USA is specified for one soldering cycle only. Once ELS61-USA is removed from the
application, the module will very likely be destroyed and cannot be soldered onto another application.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 91 of 113
4.2 Mounting ELS61-USA onto the Application Platform
98
4.2.4
Durability and Mechanical Handling
4.2.4.1
Storage Conditions
ELS61-USA modules, as delivered in tape and reel carriers, must be stored in sealed, moisture
barrier anti-static bags. The conditions stated below are only valid for modules in their original
packed state in weather protected, non-temperature-controlled storage locations. Normal storage time under these conditions is 12 months maximum.
Table 22: Storage conditions
Type
Condition
Unit
Reference
Air temperature: Low
High
-25
+40
°C
IPC/JEDEC J-STD-033A
Humidity relative: Low
High
10
90 at 40°C
Air pressure:
70
106
kPa
IEC TR 60271-3-1: 1K4
IEC TR 60271-3-1: 1K4
Movement of surrounding air
1.0
m/s
IEC TR 60271-3-1: 1K4
Water: rain, dripping, icing and
frosting
Not allowed
---
---
Radiation:
1120
600
W/m2
ETS 300 019-2-1: T1.2, IEC 60068-2-2 Bb
ETS 300 019-2-1: T1.2, IEC 60068-2-2 Bb
Low
High
Solar
Heat
Chemically active substances
Not
recommended
IEC TR 60271-3-1: 1C1L
Mechanically active substances Not
recommended
IEC TR 60271-3-1: 1S1
Vibration sinusoidal:
Displacement
Acceleration
Frequency range
1.5
2-9 9-200
Shocks:
Shock spectrum
Duration
Acceleration
semi-sinusoidal
ms
50
m/s2

IPC/JEDEC J-STD-033A
mm
m/s2
Hz
IEC TR 60271-3-1: 1M2
IEC 60068-2-27 Ea
els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 92 of 113
4.2 Mounting ELS61-USA onto the Application Platform
98
4.2.4.2
Processing Life
ELS61-USA must be soldered to an application within 72 hours after opening the moisture barrier bag (MBB) it was stored in.
As specified in the IPC/JEDEC J-STD-033 Standard, the manufacturing site processing the
modules should have ambient temperatures below 30°C and a relative humidity below 60%.
4.2.4.3
Baking
Baking conditions are specified on the moisture sensitivity label attached to each MBB (see
Figure 58 for details):
• It is not necessary to bake ELS61-USA, if the conditions specified in Section 4.2.4.1 and
Section 4.2.4.2 were not exceeded.
• It is necessary to bake ELS61-USA, if any condition specified in Section 4.2.4.1 and Section
4.2.4.2 was exceeded.
If baking is necessary, the modules must be put into trays that can be baked to at least 125°C.
Devices should not be baked in tape and reel carriers at any temperature.
4.2.4.4
Electrostatic Discharge
Electrostatic discharge (ESD) may lead to irreversable damage for the module. It is therefore
advisable to develop measures and methods to counter ESD and to use these to control the
electrostatic environment at manufacturing sites.
Please refer to Section 3.6 for further information on electrostatic discharge.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 93 of 113
4.3 Packaging
98
4.3
Packaging
4.3.1
Tape and Reel
The single-feed tape carrier for ELS61-USA is illustrated in Figure 54. The figure also shows
the proper part orientation. The tape width is 44mm and the ELS61-USA modules are placed
on the tape with a 32-mm pitch. The reels are 330mm in diameter with a core diameter of
100mm. Each reel contains 500 modules.
4.3.1.1
Orientation
Figure 54: Carrier tape
Reel direction of the
completely equipped tape
Direction into
SMD machine
View
direction
Pad 1
330mm
Pad 1
44mm
Figure 55: Reel direction

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 94 of 113
4.3 Packaging
98
4.3.1.2
Barcode Label
A barcode label provides detailed information on the tape and its contents. It is attached to the
reel.
Barcode label
Figure 56: Barcode label on tape reel

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 95 of 113
4.3 Packaging
98
4.3.2
Shipping Materials
ELS61-USA is distributed in tape and reel carriers. The tape and reel carriers used to distribute
ELS61-USA are packed as described below, including the following required shipping materials:
• Moisture barrier bag, including desiccant and humidity indicator card
• Transportation box
4.3.2.1
Moisture Barrier Bag
The tape reels are stored inside a moisture barrier bag (MBB), together with a humidity indicator card and desiccant pouches - see Figure 57. The bag is ESD protected and delimits moisture transmission. It is vacuum-sealed and should be handled carefully to avoid puncturing or
tearing. The bag protects the ELS61-USA modules from moisture exposure. It should not be
opened until the devices are ready to be soldered onto the application.
Figure 57: Moisture barrier bag (MBB) with imprint
The label shown in Figure 58 summarizes requirements regarding moisture sensitivity, including shelf life and baking requirements. It is attached to the outside of the moisture barrier bag.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 96 of 113
4.3 Packaging
98
Figure 58: Moisture Sensitivity Label

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 97 of 113
4.3 Packaging
98
MBBs contain one or more desiccant pouches to absorb moisture that may be in the bag. The
humidity indicator card described below should be used to determine whether the enclosed
components have absorbed an excessive amount of moisture.
The desiccant pouches should not be baked or reused once removed from the MBB.
The humidity indicator card is a moisture indicator and is included in the MBB to show the approximate relative humidity level within the bag. Sample humidity cards are shown in Figure 59.
If the components have been exposed to moisture above the recommended limits, the units will
have to be rebaked.
Figure 59: Humidity Indicator Card - HIC
A baking is required if the humidity indicator inside the bag indicates 10% RH or more.
4.3.2.2
Transportation Box
Tape and reel carriers are distributed in a box, marked with a barcode label for identification
purposes. A box contains two reels with 500 modules each.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 98 of 113
4.3 Packaging
98
4.3.3
Trays
If small module quantities are required, e.g., for test and evaluation purposes, ELS61-USA may
be distributed in trays (for dimensions see Figure 60). The small quantity trays are an alternative to the single-feed tape carriers normally used. However, the trays are not designed for machine processing. They contain modules to be (hand) soldered onto an external application (for
information on hand soldering see [3]).
Trays are packed and shipped in the same way as tape carriers, including a moisture barrier
bag with desiccant and humidity indicator card as well as a transportation box (see also Section
4.3.2).
Figure 60: Tray dimensions

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 99 of 113
5 Regulatory and Type Approval Information
105
Regulatory and Type Approval Information
5.1
Directives and Standards
ELS61-USA is designed to comply with the directives and standards listed below.
It is the responsibility of the application manufacturer to ensure compliance of the final product
with all provisions of the applicable directives and standards as well as with the technical specifications provided in the "ELS61-USA Hardware Interface Description”.1
Table 23: Directives
2014/53/EU
Directive of the European Parliament and of the council of 16 April 2014 on
the harmonization of the laws of the Member States relating to the making
available on the market of radio equipment and repealing Directive 1999/
05/EC.
The product is labeled with the CE conformity mark.
2002/95/EC (RoHS 1)
2011/65/EC (RoHS 2)
Directive of the European Parliament and of the Council of
27 January 2003 (and revised on 8 June 2011) on the
restriction of the use of certain hazardous substances in
electrical and electronic equipment (RoHS)
Table 24: Standards of North American type approval
CFR Title 47
Code of Federal Regulations, Part 22 and Part 24 (Telecommunications,
PCS); US Equipment Authorization FCC
OET Bulletin 65
(Edition 97-01)
Evaluating Compliance with FCC Guidelines for Human Exposure to
Radiofrequency Electromagnetic Fields
UL 60 950-1
Product Safety Certification (Safety requirements)
NAPRD.03 V5.15
Overview of PCS Type certification review board Mobile Equipment Type
Certification and IMEI control
PCS Type Certification Review board (PTCRB)
RSS132 (Issue2)
RSS133 (Issue5)
Canadian Standard
Table 25: Standards of European type approval
3GPP TS 51.010-1
Digital cellular telecommunications system (Release 9); Mobile Station
(MS) conformance specification;
GCF-CC V3.61.2
Global Certification Forum - Certification Criteria
ETSI EN 301 511
V12.5.1
Global System for Mobile communications (GSM); Mobile Stations (MS)
equipment; Harmonized Standard covering the essential requirements of
article 3.2 of Directive 2014/53/EU
1. Manufacturers of applications which can be used in the US shall ensure that their applications have a
PTCRB approval. For this purpose they can refer to the PTCRB approval of the respective module.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 100 of 113
5.1 Directives and Standards
105
Table 25: Standards of European type approval
Draft ETSI EN 301 48901 V2.2.0
Electromagnetic Compatibility (EMC) standard for radio equipment and services; Part 1: Common technical requirements; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU
and the essential requirements of article 6 of Directive 2014/30/EU
Draft ETSI EN 301 489-52 Electromagnetic Compatibility (EMC) standard for radio equipment and serV1.1.0
vices; Part 52: Specific conditions for Cellular Communication Mobile and
portable (UE) radio and ancillary equipment; Harmonized Standard covering the essential requirements of article 3.1(b) of Directive 2014/53/EU
ETSI EN 301 908-1
V11.1.1
IMT cellular networks; Harmonized Standard covering the essential requirements of article 3.2 of the Directive 2014/53/EU; Part 1: Introduction and
common requirements
ETSI EN 301 908-13
V11.1.1
IMT cellular networks; Harmonized Standard covering the essential
requirements of article 3.2 of the Directive 2014/53/EU; Part 13: Evolved
Universal Terrestrial Radio Access (E-UTRA) User Equipment (UE)
EN 60950-1: 2006
+A11:2009+A1:2010+A
12:2011+A2:2013
Safety of information technology equipment
Table 26: Requirements of quality
IEC 60068
Environmental testing
DIN EN 60529
IP codes
Table 27: Standards of the Ministry of Information Industry of the People’s Republic of China
SJ/T 11363-2006
“Requirements for Concentration Limits for Certain Hazardous Substances in Electronic Information Products” (2006-06).
SJ/T 11364-2006
“Marking for Control of Pollution Caused by Electronic
Information Products” (2006-06).
According to the “Chinese Administration on the Control
of Pollution caused by Electronic Information Products”
(ACPEIP) the EPUP, i.e., Environmental Protection Use
Period, of this product is 20 years as per the symbol
shown here, unless otherwise marked. The EPUP is valid only as long as
the product is operated within the operating limits described in the
Gemalto M2M Hardware Interface Description.
Please see Table 28 for an overview of toxic or hazardous substances or
elements that might be contained in product parts in concentrations
above the limits defined by SJ/T 11363-2006.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 101 of 113
5.1 Directives and Standards
105
Table 28: Toxic or hazardous substances or elements with defined concentration limits

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 102 of 113
5.2 SAR requirements specific to portable mobiles
105
5.2
SAR requirements specific to portable mobiles
Mobile phones, PDAs or other portable transmitters and receivers incorporating a UMTS module must be in accordance with the guidelines for human exposure to radio frequency energy.
This requires the Specific Absorption Rate (SAR) of portable ELS61-USA based applications
to be evaluated and approved for compliance with national and/or international regulations.
Since the SAR value varies significantly with the individual product design manufacturers are
advised to submit their product for approval if designed for portable use. For US-markets the
relevant directives are mentioned below. It is the responsibility of the manufacturer of the final
product to verify whether or not further standards, recommendations or directives are in force
outside these areas.
Products intended for sale on US markets
ES 59005/ANSI C95.1 Considerations for evaluation of human exposure to Electromagnetic
Fields (EMFs) from Mobile Telecommunication Equipment (MTE) in the
frequency range 30MHz - 6GHz
Please note that SAR requirements are specific only for portable devices and not for mobile
devices as defined below:
• Portable device:
A portable device is defined as a transmitting device designed to be used so that the radiating structure(s) of the device is/are within 20 centimeters of the body of the user.
• Mobile device:
A mobile device is defined as a transmitting device designed to be used in other than fixed
locations and to generally be used in such a way that a separation distance of at least 20
centimeters is normally maintained between the transmitter's radiating structure(s) and the
body of the user or nearby persons. In this context, the term ''fixed location'' means that the
device is physically secured at one location and is not able to be easily moved to another
location.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 103 of 113
5.3 Reference Equipment for Type Approval
105
5.3
Reference Equipment for Type Approval
The Gemalto M2M reference setup submitted to type approve ELS61-USA (including a special
approval adapter for the DSB75) is shown in the following figure1:
LTE / GPRS / UMTS
Base Station
Main
Antenna
Diversity
Antenna
USB
PC
ASC0
ASC1
AH6‐Adapter
Audio
SIM Card
Power
Supply
SMA
SMA
DSB75
SMA
USB
Eval_Board
Eval_Board
ELS61
ELS61
Auto Test System
Figure 61: Reference equipment for Type Approval
1. For RF performance tests a mini-SMT/U.FL to SMA adapter with attached 6dB coaxial attenuator is chosen to connect the evaluation module directly to the UMTS test equipment instead of employing the SMA
antenna connectors on the ELS61-USA-DSB75 adapter as shown in Figure 61. The following products
are recommended:
Hirose SMA-Jack/U.FL-Plug conversion adapter HRMJ-U.FLP(40)
(for details see http://www.hirose-connectors.com/ or http://www.farnell.com/
Aeroflex Weinschel Fixed Coaxial Attenuator Model 3T/4T
(for details see http://www.aeroflex.com/ams/weinschel/pdfiles/wmod3&4T.pdf)

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 104 of 113
5.4 Compliance with FCC and IC Rules and Regulations
105
5.4
Compliance with FCC and IC Rules and Regulations
The Equipment Authorization Certification for the Gemalto M2M reference application described in Section 5.3 will be registered under the following identifiers:
FCC Identifier: QIPELS61-USA
Industry Canada Certification Number: 7830A-ELS61USA
Granted to Gemalto M2M GmbH
Manufacturers of mobile or fixed devices incorporating ELS61-USA modules are authorized to
use the FCC Grants and Industry Canada Certificates of the ELS61-USA modules for their own
final products according to the conditions referenced in these documents. In this case, an FCC/ IC
label of the module shall be visible from the outside, or the host device shall bear a second label
stating "Contains FCC ID: QIPELS61-USA", and accordingly “Contains IC: 7830A-ELS61USA“.
The integration is limited to fixed or mobile categorized host devices, where a separation distance
between the antenna and any person of min. 20cm can be assured during normal operating
conditions. For mobile and fixed operation configurations the antenna gain, including cable
loss, must not exceed the limit 2.15 dBi for 700MHz, 850MHz, 1700MHz and 1900MHz.
IMPORTANT:
Manufacturers of portable applications incorporating ELS61-USA modules are required to have
their final product certified and apply for their own FCC Grant and Industry Canada Certificate
related to the specific portable mobile. This is mandatory to meet the SAR requirements for portable mobiles (see Section 5.2 for detail).
Changes or modifications not expressly approved by the party responsible for compliance
could void the user's authority to operate the equipment.
Note: This equipment has been tested and found to comply with the limits for a Class B digital
device, pursuant to part 15 of the FCC Rules and with Industry Canada license-exempt RSS
standard(s). These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause
harmful interference to radio communications. However, there is no guarantee that interference
will not occur in a particular installation. If this equipment does cause harmful interference to
radio or television reception, which can be determined by turning the equipment off and on, the
user is encouraged to try to correct the interference by one or more of the following measures:
• Reorient or relocate the receiving antenna.
• Increase the separation between the equipment and receiver.
• Connect the equipment into an outlet on a circuit different from that to which the receiver is
connected.
• Consult the dealer or an experienced radio/TV technician for help.
This Class B digital apparatus complies with Canadian ICES-003.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 105 of 113
5.4 Compliance with FCC and IC Rules and Regulations
105
If Canadian approval is requested for devices incorporating ELS61-USA modules the below
notes will have to be provided in the English and French language in the final user documentation. Manufacturers/OEM Integrators must ensure that the final user documentation does not
contain any information on how to install or remove the module from the final product.
Notes (IC):
(EN) This Class B digital apparatus complies with Canadian ICES-003 and RSS-210. Operation is subject to the following two conditions: (1) this device may not cause interference, and
(2) this device must accept any interference, including interference that may cause undesired
operation of the device.
(FR) Cet appareil numérique de classe B est conforme aux normes canadiennes ICES-003 et
RSS-210. Son fonctionnement est soumis aux deux conditions suivantes: (1) cet appareil ne
doit pas causer d'interférence et (2) cet appareil doit accepter toute interférence, notamment
les interférences qui peuvent affecter son fonctionnement.
(EN) Radio frequency (RF) Exposure Information
The radiated output power of the Wireless Device is below the Industry Canada (IC) radio frequency exposure limits. The Wireless Device should be used in such a manner such that the
potential for human contact during normal operation is minimized.
This device has also been evaluated and shown compliant with the IC RF Exposure limits under mobile exposure conditions. (antennas at least 20cm from a person‘s body).
(FR) Informations concernant l'exposltion aux fréquences radio (RF)
La puissance de sortie émise par l'appareil de sans fiI est inférieure à la limite d'exposition aux
fréquences radio d‘Industry Canada (IC). Utilisez l'appareil de sans fil de façon à minimiser les
contacts humains lors du fonctionnement normal.
Ce périphérique a également été évalué et démontré conforme aux limites d'exposition aux RF
d'IC dans des conditions d'exposition à des appareils mobiles (les antennes se situent à moins
de 20cm du corps d'une personne).

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 106 of 113
6 Document Information
110
Document Information
6.1
Revision History
Preceding document: "Cinterion® ELS61-USA Hardware Interface Description" Version 01.040
New document: "Cinterion® ELS61-USA Hardware Interface Description" Version 01.040a
Chapter
What is new
3.2.1.3
Updated chapter’s description.
3.2.1.2
Updated Figure 37 regarding EMERG_RST.
3.2.2.2
Updated Figure 40 regarding EMERG_RST.
New document: "Cinterion® ELS61-USA Hardware Interface Description" Version 01.040
Chapter
What is new
--
Initial document setup.
6.2
[1]
[2]
[3]
[4]
[5]
Related Documents
ELS61-USA AT Command Set
ELS61-USA Release Note
Application Note 48: SMT Module Integration
Application Note 40: Thermal Solutions
Universal Serial Bus Specification Revision 2.0, April 27, 2000
6.3
Terms and Abbreviations
Abbreviation
Description
ADC
Analog-to-digital converter
AGC
Automatic Gain Control
ANSI
American National Standards Institute
ARFCN
Absolute Radio Frequency Channel Number
ARP
Antenna Reference Point
ASC0/ASC1
Asynchronous Controller. Abbreviations used for first and second serial interface of
ELS61-USA
Thermistor Constant
BER
Bit Error Rate
BIP
Bearer Independent Protocol
BTS
Base Transceiver Station
CB or CBM
Cell Broadcast Message

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 107 of 113
6.3 Terms and Abbreviations
110
Abbreviation
Description
CE
Conformité Européene (European Conformity)
CHAP
Challenge Handshake Authentication Protocol
CPU
Central Processing Unit
CS
Coding Scheme
CSD
Circuit Switched Data
CTS
Clear to Send
DAC
Digital-to-Analog Converter
dBm0
Digital level, 3.14dBm0 corresponds to full scale, see ITU G.711, A-law
DCE
Data Communication Equipment (typically modems, e.g. Gemalto M2M module)
DRX
Discontinuous Reception
DSB
Development Support Box
DSP
Digital Signal Processor
DSR
Data Set Ready
DTE
Data Terminal Equipment (typically computer, terminal, printer or, for example, UMTS
application)
DTR
Data Terminal Ready
DTX
Discontinuous Transmission
EFR
Enhanced Full Rate
EIRP
Equivalent Isotropic Radiated Power
EMC
Electromagnetic Compatibility
ERP
Effective Radiated Power
ESD
Electrostatic Discharge
ETS
European Telecommunication Standard
ETSI
European Telecommunication Standards Institute
FCC
Federal Communications Commission (U.S.)
FDMA
Frequency Division Multiple Access
FR
Full Rate
GMSK
Gaussian Minimum Shift Keying
GPIO
General Purpose Input/Output
HiZ
High Impedance
HR
Half Rate
I/O
Input/Output
IC
Integrated Circuit
IMEI
International Mobile Equipment Identity
ISO
International Standards Organization
ITU
International Telecommunications Union
kbps
kbits per second
LED
Light Emitting Diode

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 108 of 113
6.3 Terms and Abbreviations
110
Abbreviation
Description
Li-Ion/Li+
Lithium-Ion
Li battery
Rechargeable Lithium Ion or Lithium Polymer battery
LPM
Link Power Management
Mbps
Mbits per second
MMI
Man Machine Interface
MO
Mobile Originated
MS
Mobile Station (UMTS module), also referred to as TE
MSISDN
Mobile Station International ISDN number
MT
Mobile Terminated
NTC
Negative Temperature Coefficient
OEM
Original Equipment Manufacturer
PA
Power Amplifier
PAP
Password Authentication Protocol
PBCCH
Packet Switched Broadcast Control Channel
PCB
Printed Circuit Board
PCL
Power Control Level
PCM
Pulse Code Modulation
PDU
Protocol Data Unit
PLL
Phase Locked Loop
PPP
Point-to-point protocol
PSK
Phase Shift Keying
PSU
Power Supply Unit
PWM
Pulse Width Modulation
R&TTE
Radio and Telecommunication Terminal Equipment
RAM
Random Access Memory
RF
Radio Frequency
RLS
Radio Link Stability
RMS
Root Mean Square (value)
RoHS
Restriction of the use of certain hazardous substances in electrical and electronic
equipment.
ROM
Read-only Memory
RTC
Real Time Clock
RTS
Request to Send
Rx
Receive Direction
SAR
Specific Absorption Rate
SAW
Surface Accoustic Wave
SELV
Safety Extra Low Voltage
SIM
Subscriber Identification Module

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 109 of 113
6.3 Terms and Abbreviations
110
Abbreviation
Description
SMD
Surface Mount Device
SMS
Short Message Service
SMT
Surface Mount Technology
SPI
Serial Peripheral Interface
SRAM
Static Random Access Memory
TA
Terminal adapter (e.g. UMTS module)
TDMA
Time Division Multiple Access
TE
Terminal Equipment, also referred to as DTE
TLS
Transport Layer Security
Tx
Transmit Direction
UART
Universal asynchronous receiver-transmitter
URC
Unsolicited Result Code
USSD
Unstructured Supplementary Service Data
VSWR
Voltage Standing Wave Ratio

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 110 of 113
6.4 Safety Precaution Notes
110
6.4
Safety Precaution Notes
The following safety precautions must be observed during all phases of the operation, usage,
service or repair of any cellular terminal or mobile incorporating ELS61-USA. Manufacturers of
the cellular terminal are advised to convey the following safety information to users and operating personnel and to incorporate these guidelines into all manuals supplied with the product.
Failure to comply with these precautions violates safety standards of design, manufacture and
intended use of the product. Gemalto M2M assumes no liability for customer’s failure to comply
with these precautions.
When in a hospital or other health care facility, observe the restrictions on the use of
mobiles. Switch the cellular terminal or mobile off, if instructed to do so by the guidelines posted in sensitive areas. Medical equipment may be sensitive to RF energy.
The operation of cardiac pacemakers, other implanted medical equipment and hearing aids can be affected by interference from cellular terminals or mobiles placed close
to the device. If in doubt about potential danger, contact the physician or the manufacturer of the device to verify that the equipment is properly shielded. Pacemaker
patients are advised to keep their hand-held mobile away from the pacemaker, while
it is on.
Switch off the cellular terminal or mobile before boarding an aircraft. Make sure it cannot be switched on inadvertently. The operation of wireless appliances in an aircraft is
forbidden to prevent interference with communications systems. Failure to observe
these instructions may lead to the suspension or denial of cellular services to the
offender, legal action, or both.
Do not operate the cellular terminal or mobile in the presence of flammable gases or
fumes. Switch off the cellular terminal when you are near petrol stations, fuel depots,
chemical plants or where blasting operations are in progress. Operation of any electrical equipment in potentially explosive atmospheres can constitute a safety hazard.
Your cellular terminal or mobile receives and transmits radio frequency energy while
switched on. Remember that interference can occur if it is used close to TV sets,
radios, computers or inadequately shielded equipment. Follow any special regulations
and always switch off the cellular terminal or mobile wherever forbidden, or when you
suspect that it may cause interference or danger.
Road safety comes first! Do not use a hand-held cellular terminal or mobile when driving a vehicle, unless it is securely mounted in a holder for speakerphone operation.
Before making a call with a hand-held terminal or mobile, park the vehicle.
Speakerphones must be installed by qualified personnel. Faulty installation or operation can constitute a safety hazard.
IMPORTANT!
Cellular terminals or mobiles operate using radio signals and cellular networks.
Because of this, connection cannot be guaranteed at all times under all conditions.
Therefore, you should never rely solely upon any wireless device for essential communications, for example emergency calls.
Remember, in order to make or receive calls, the cellular terminal or mobile must be
switched on and in a service area with adequate cellular signal strength.
Some networks do not allow for emergency calls if certain network services or phone
features are in use (e.g. lock functions, fixed dialing etc.). You may need to deactivate
those features before you can make an emergency call.
Some networks require that a valid SIM card be properly inserted in the cellular terminal or mobile.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 111 of 113
7 Appendix
112
Appendix
7.1
List of Parts and Accessories
Table 29: List of parts and accessories
Description
Supplier
Ordering information
ELS61-USA
Gemalto M2M Standard module
Gemalto M2M IMEI:
Packaging unit (ordering) number: TBD.
Module label number: TBD.1
Customer IMEI mode:
Packaging unit (ordering) number: TBD.
Module label number: TBD.1
ELS61-USA Evaluation
Module
Gemalto M2M Ordering number: TBD.
DSB75 Evaluation Kit
Gemalto M2M Ordering number: L36880-N8811-A100
DSB Mini
Compact Evaluation Board
Gemalto M2M Ordering number: L30960-N0030-A100
Starter Kit B80
Gemalto M2M Ordering Number L30960-N0040-A100
Multi-Adapter R1 for mount- Gemalto M2M Ordering number: L30960-N0010-A100
ing ELS61-USA evaluation
modules onto DSB75
Approval adapter for mount- Gemalto M2M Ordering number: L30960-N2301-A100
ing ELS61-USA evaluation
modules onto DSB75
SIM card holder incl. push
button ejector and slide-in
tray
Molex
Ordering numbers: 91228
91236
Sales contacts are listed in Table 30.
1. Note: At the discretion of Gemalto M2M, module label information can either be laser engraved on the
module’s shielding or be printed on a label adhered to the module’s shielding.

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
Cinterion® ELS61-USA Hardware Interface Description
Page 112 of 113
7.1 List of Parts and Accessories
112
Table 30: Molex sales contacts (subject to change)
Molex
For further information please click:
http://www.molex.com
Molex Deutschland GmbH
Otto-Hahn-Str. 1b
69190 Walldorf
Germany
Phone: +49-6227-3091-0
Fax: +49-6227-3091-8100
Email: mxgermany@molex.com
American Headquarters
Lisle, Illinois 60532
U.S.A.
Phone: +1-800-78MOLEX
Fax: +1-630-969-1352
Molex China Distributors
Beijing,
Room 1311, Tower B, COFCO Plaza
No. 8, Jian Guo Men Nei Street, 100005
Beijing
P.R. China
Phone: +86-10-6526-9628
Fax: +86-10-6526-9730
Molex Singapore Pte. Ltd.
110, International Road
Jurong Town,
Singapore 629174
Molex Japan Co. Ltd.
1-5-4 Fukami-Higashi,
Yamato-City,
Kanagawa, 242-8585
Japan
Phone: +65-6-268-6868
Fax: +65-6-265-6044
Phone: +81-46-265-2325
Fax: +81-46-265-2365

els61-usa_hid_v01.040a
Confidential / Preliminary
2017-08-31
113
About Gemalto
Since 1996, Gemalto has been pioneering groundbreaking M2M and IoT products that keep our
customers on the leading edge of innovation.
We work closely with global mobile network operators to ensure that Cinterion® modules evolve
in sync with wireless networks, providing a seamless migration path to protect your IoT technology
investment.
Cinterion products integrate seamlessly with Gemalto identity modules, security solutions and licensing
and monetization solutions, to streamline development timelines and provide cost efficiencies that
improve the bottom line.
For more information please visit
www.gemalto.com/m2m, www.facebook.com/gemalto, or Follow@gemaltoIoT on Twitter.
Gemalto M2M GmbH
Werinherstrasse 81
81541 Munich
Germany
 GEMALTO.COM/M2M
© Gemalto 2017. All rights reserved. Gemalto, the Gemalto logo, are trademarks and service marks of Gemalto and are registered in certain countries.
As an experienced software provider, we help customers manage connectivity, security and
quality of service for the long lifecycle of IoT solutions.

Source Exif Data:
File Type                       : PDF
File Type Extension             : pdf
MIME Type                       : application/pdf
PDF Version                     : 1.6
Linearized                      : Yes
Author                          : 10053361
Create Date                     : 2017:08:31 13:54:36Z
Modify Date                     : 2017:08:31 14:11:11+02:00
Language                        : en
XMP Toolkit                     : Adobe XMP Core 5.4-c005 78.150055, 2012/11/19-18:45:32
Format                          : application/pdf
Title                           : els61-usa_hid.book
Creator                         : 10053361
Creator Tool                    : FrameMaker 2015.1
Metadata Date                   : 2017:08:31 14:11:11+02:00
Producer                        : Acrobat Elements 15.0 (Windows)
Document ID                     : uuid:69eadf26-c0a8-4138-92b7-57660fc13e0b
Instance ID                     : uuid:62d55ae8-1eac-4a5b-b214-707561438512
Page Mode                       : UseOutlines
Page Count                      : 113
EXIF Metadata provided by EXIF.tools
FCC ID Filing: QIPELS61-USA

Navigation menu